diff options
| author | Ashish Kumar <Ashish.Kumar@nxp.com> | 2017-08-16 13:50:31 (GMT) |
|---|---|---|
| committer | Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com> | 2017-08-23 04:12:21 (GMT) |
| commit | 5ca57bcdc7573e39015ee181f19e9dcbbd72199c (patch) | |
| tree | a2c811fd9dc93cec96afbe6b4bbc4f990dc0beab /README | |
| parent | aca7df320f4a01bea8c7cf045b274d83273ecf00 (diff) | |
| download | u-boot-5ca57bcdc7573e39015ee181f19e9dcbbd72199c.tar.xz | |
armv8: fsl-lsch3: Make CCN-504 related code conditional
LS2080 family has CCN-504 cache coherent interconnet.
Other SoCs from LSCH3 may have differnt interconnect like
LS1088.
Signed-off-by: Ashish Kumar <Ashish.Kumar@nxp.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
Diffstat (limited to 'README')
| -rw-r--r-- | README | 4 |
1 files changed, 4 insertions, 0 deletions
@@ -322,6 +322,10 @@ build a config tool - later. Defined For SoC that has cache coherent interconnect CCN-400 + CONFIG_SYS_FSL_HAS_CCN504 + + Defined for SoC that has cache coherent interconnect CCN-504 + The following options need to be configured: - CPU Type: Define exactly one, e.g. CONFIG_MPC85XX. |