summaryrefslogtreecommitdiff
path: root/arch/x86/dts/chromebook_link.dts
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2015-03-05 19:25:32 (GMT)
committerSimon Glass <sjg@chromium.org>2015-04-18 17:11:09 (GMT)
commit801f4f1bbc5ae838cdd50df09895dc275726d23a (patch)
tree0396a350136990d52eef97906aac18de85e6d4f7 /arch/x86/dts/chromebook_link.dts
parenta219daeafef4df1b219db68c80116d82113c82b2 (diff)
downloadu-boot-801f4f1bbc5ae838cdd50df09895dc275726d23a.tar.xz
dm: x86: pci: Convert coreboot to use driver model for pci
Move coreboot-x86 over to driver model for PCI. Signed-off-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/x86/dts/chromebook_link.dts')
-rw-r--r--arch/x86/dts/chromebook_link.dts7
1 files changed, 7 insertions, 0 deletions
diff --git a/arch/x86/dts/chromebook_link.dts b/arch/x86/dts/chromebook_link.dts
index 45ada61..cdbdb68 100644
--- a/arch/x86/dts/chromebook_link.dts
+++ b/arch/x86/dts/chromebook_link.dts
@@ -172,6 +172,13 @@
};
pci {
+ compatible = "intel,pci-ivybridge", "pci-x86";
+ #address-cells = <3>;
+ #size-cells = <2>;
+ u-boot,dm-pre-reloc;
+ ranges = <0x02000000 0x0 0xe0000000 0xe0000000 0 0x10000000
+ 0x42000000 0x0 0xd0000000 0xd0000000 0 0x10000000
+ 0x01000000 0x0 0x1000 0x1000 0 0xefff>;
sata {
compatible = "intel,pantherpoint-ahci";
intel,sata-mode = "ahci";