summaryrefslogtreecommitdiff
path: root/arch/powerpc/boot/dts/fsl/p1020si-post.dtsi
diff options
context:
space:
mode:
Diffstat (limited to 'arch/powerpc/boot/dts/fsl/p1020si-post.dtsi')
-rw-r--r--arch/powerpc/boot/dts/fsl/p1020si-post.dtsi20
1 files changed, 19 insertions, 1 deletions
diff --git a/arch/powerpc/boot/dts/fsl/p1020si-post.dtsi b/arch/powerpc/boot/dts/fsl/p1020si-post.dtsi
index 68cc5e7..1251ee1 100644
--- a/arch/powerpc/boot/dts/fsl/p1020si-post.dtsi
+++ b/arch/powerpc/boot/dts/fsl/p1020si-post.dtsi
@@ -36,7 +36,8 @@
#address-cells = <2>;
#size-cells = <1>;
compatible = "fsl,p1020-elbc", "fsl,elbc", "simple-bus";
- interrupts = <19 2 0 0>;
+ interrupts = <19 2 0 0
+ 16 2 0 0>;
};
/* controller at 0x9000 */
@@ -131,6 +132,7 @@
};
/include/ "pq3-gpio-0.dtsi"
+/include/ "pq3-tdm1.0-0.dtsi"
L2: l2-cache-controller@20000 {
compatible = "fsl,p1020-l2-cache-controller";
@@ -160,16 +162,30 @@
/include/ "pq3-mpic.dtsi"
/include/ "pq3-mpic-timer-B.dtsi"
+ ptp_timer: ptimer@b0e00 {
+ compatible = "fsl,gianfar-ptp-timer";
+ reg = <0xb0e00 0xb0>;
+ fsl,ts-to-buffer;
+ fsl,tmr-prsc = <0x2>;
+ fsl,clock-source-select = <1>;
+ };
+
/include/ "pq3-etsec2-0.dtsi"
enet0: enet0_grp2: ethernet@b0000 {
+ ptimer-handle = <&ptp_timer>;
+ fsl,pmc-handle = <&etsec1_clk>;
};
/include/ "pq3-etsec2-1.dtsi"
enet1: enet1_grp2: ethernet@b1000 {
+ ptimer-handle = <&ptp_timer>;
+ fsl,pmc-handle = <&etsec2_clk>;
};
/include/ "pq3-etsec2-2.dtsi"
enet2: enet2_grp2: ethernet@b2000 {
+ ptimer-handle = <&ptp_timer>;
+ fsl,pmc-handle = <&etsec3_clk>;
};
global-utilities@e0000 {
@@ -177,6 +193,8 @@
reg = <0xe0000 0x1000>;
fsl,has-rstcr;
};
+
+/include/ "pq3-power.dtsi"
};
/include/ "pq3-etsec2-grp2-0.dtsi"