summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2013-06-20clk: add support for Rockchip gate clocksHeiko Stübner
2013-06-20clk: vexpress: Make the clock drivers directly available for arm64Pawel Moll
2013-06-20clk: vexpress: Use full node name to identify individual clocksPawel Moll
2013-06-18clk: tegra: T114: add DFLL DVCO reset controlPaul Walmsley
2013-06-18clk: tegra: T114: add DFLL source clocksPaul Walmsley
2013-06-18clk: tegra: T114: add FCPU clock shaper programming, needed by the DFLLPaul Walmsley
2013-06-16clk: gate: add CLK_GATE_HIWORD_MASKHaojian Zhuang
2013-06-16clk: divider: add CLK_DIVIDER_HIWORD_MASK flagHaojian Zhuang
2013-06-16clk: mux: add CLK_MUX_HIWORD_MASKHaojian Zhuang
2013-06-15clk: Always notify whole subtree when reparentingSoren Brinkmann
2013-06-12MAINTAINERS: make drivers/clk entry match subdirsStephen Warren
2013-06-12clk: honor CLK_GET_RATE_NOCACHE in clk_set_ratePeter De Schrijver
2013-06-12clk: use clk_get_rate() for debugfsPeter De Schrijver
2013-06-12clk: tegra: Use override bits when neededPeter De Schrijver
2013-06-12clk: tegra: override bits for Tegra30 PLLMPeter De Schrijver
2013-06-12clk: tegra: override bits for Tegra114 PLLMPeter De Schrijver
2013-06-12clk: tegra: Add fields for override bitsPeter De Schrijver
2013-06-12clk: tegra: fix sclk_parentsPeter De Schrijver
2013-06-12clk: tegra: fix pllre initilizationPeter De Schrijver
2013-06-12clk: tegra: PLL m,n,p init for Tegra114Peter De Schrijver
2013-06-12clk: tegra: allow PLL m,n,p init from SoC filesPeter De Schrijver
2013-06-12clk: tegra: pllp_out2 divider is int onlyPeter De Schrijver
2013-06-11clk: tegra: pllc and pllxc should use pdiv_mapPeter De Schrijver
2013-06-10clk: divider: do not propagate rate change request when unnecessaryShawn Guo
2013-06-07clk: ux500: Clocks definition for u8540Philippe Begnic
2013-06-07mfd: db8500: Update BML clock register for db8580Philippe Begnic
2013-06-07mfd: db8500: Update register definition for u8540 clockPhilippe Begnic
2013-06-07clk: ux500: Pass clock base adresses in initcall for u8540 and u9540Philippe Begnic
2013-06-05clk: tegra114: Fix msenc clock registerMikko Perttunen
2013-05-31clk: tegra: Use common of_clk_init functionPrashant Gaikwad
2013-05-31clk: tegra114: correctly output clk_32kAlexandre Courbot
2013-05-31clk: tegra: fix clk_out parents listPrashant Gaikwad
2013-05-31clk: Add TI-Nspire clock driversDaniel Tang
2013-05-31clk: use platform_{get,set}_drvdata()Jingoo Han
2013-05-30clk: mpc85xx: Update the compatible stringTang Yuantian
2013-05-29clk: sunxi: "cpu_data" is defined in header files of some architecturesGiacomo A. Catenazzi
2013-05-29clk: exynos5250: Add sclk_mpll to the parent list of mout_cpu clockTushar Behera
2013-05-29clk: exynos5250: Update cpufreq related clocks for EXYNOS5250Tushar Behera
2013-05-29clk: vt8500: Remove unnecessary divisor adjustment in vtwm_dclk_set_rate()Tony Prisk
2013-05-29clk: vt8500: Add support for clocks on the WM8850 SoCsTony Prisk
2013-05-29clk: Disable unused clocks after deferred probing is doneSaravana Kannan
2013-05-29clk: wm831x: Fix wm831x_clkout_get_parentAxel Lin
2013-05-29clk: wm831x: Fix update wrong register for enable/disable FLLAxel Lin
2013-05-29clk: si5351: Allow to build without CONFIG_OFSebastian Hesselbarth
2013-05-29clk: add non CONFIG_OF routines for clk-providerSebastian Hesselbarth
2013-05-29clk: Fix race condition between clk_set_parent and clk_enable()Saravana Kannan
2013-05-29clk: si5351: declare all device IDs for module loadingJean-Francois Moine
2013-05-29clk: sun5i: Add compatibles for Allwinner A13Maxime Ripard
2013-05-29clk: ux500: abx500-clk: rename ux500 audio codec aliasesFabio Baltieri
2013-05-29clk: si5351: Allow user to define disabled state for every clock outputSebastian Hesselbarth