diff options
author | Masahiro Yamada <yamada.masahiro@socionext.com> | 2017-01-15 05:59:03 (GMT) |
---|---|---|
committer | Masahiro Yamada <yamada.masahiro@socionext.com> | 2017-01-17 00:00:40 (GMT) |
commit | 78c627cf1f808d5ae9240809a81b71903bdf4fe2 (patch) | |
tree | 9193f6e6389c787efbea9b60ef9a567a09600a2e /arch/arm/mach-uniphier/clk/clk-early-sld3.c | |
parent | a314a245d14547df0a88e1ea568116fd7947daf4 (diff) | |
download | u-boot-fsl-qoriq-78c627cf1f808d5ae9240809a81b71903bdf4fe2.tar.xz |
ARM: uniphier: split out UMC clock enable
The clock enable bits for UMC are more SoC-specific than for
the other hardware blocks. Separate the UMC clocks and the other
clocks for better code reuse across SoCs.
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Diffstat (limited to 'arch/arm/mach-uniphier/clk/clk-early-sld3.c')
-rw-r--r-- | arch/arm/mach-uniphier/clk/clk-early-sld3.c | 31 |
1 files changed, 31 insertions, 0 deletions
diff --git a/arch/arm/mach-uniphier/clk/clk-early-sld3.c b/arch/arm/mach-uniphier/clk/clk-early-sld3.c new file mode 100644 index 0000000..3235da2 --- /dev/null +++ b/arch/arm/mach-uniphier/clk/clk-early-sld3.c @@ -0,0 +1,31 @@ +/* + * Copyright (C) 2011-2014 Panasonic Corporation + * Copyright (C) 2015-2017 Socionext Inc. + * + * SPDX-License-Identifier: GPL-2.0+ + */ + +#include <common.h> +#include <spl.h> +#include <linux/io.h> + +#include "../init.h" +#include "../sc-regs.h" + +void uniphier_sld3_early_clk_init(void) +{ + u32 tmp; + + /* deassert reset */ + if (spl_boot_device() != BOOT_DEVICE_NAND) { + tmp = readl(SC_RSTCTRL); + tmp &= ~SC_RSTCTRL_NRST_NAND; + writel(tmp, SC_RSTCTRL); + }; + + /* provide clocks */ + tmp = readl(SC_CLKCTRL); + tmp |= SC_CLKCTRL_CEN_SBC | SC_CLKCTRL_CEN_PERI; + writel(tmp, SC_CLKCTRL); + readl(SC_CLKCTRL); /* dummy read */ +} |