diff options
author | Masahiro Yamada <yamada.masahiro@socionext.com> | 2016-09-16 18:33:10 (GMT) |
---|---|---|
committer | Masahiro Yamada <yamada.masahiro@socionext.com> | 2016-09-18 15:06:47 (GMT) |
commit | fcc238baee1495ff9796dfc4e13f8069a152e85f (patch) | |
tree | 4ccf8bfd89f9e9abba71c715188eb8a60f23cb19 /arch/arm/mach-uniphier/early-clk/early-clk-ld20.c | |
parent | 6a3e4274e479a70069518679e45fe85ef3f30a36 (diff) | |
download | u-boot-fsl-qoriq-fcc238baee1495ff9796dfc4e13f8069a152e85f.tar.xz |
ARM: uniphier: collect clock/PLL init code into a single directory
Now PLLs for DRAM controller are initialized in SPL, and the others
in U-Boot proper. Setting up all of them in a single directory will
be helpful when we want to share code between SPL and U-Boot proper.
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Diffstat (limited to 'arch/arm/mach-uniphier/early-clk/early-clk-ld20.c')
-rw-r--r-- | arch/arm/mach-uniphier/early-clk/early-clk-ld20.c | 34 |
1 files changed, 0 insertions, 34 deletions
diff --git a/arch/arm/mach-uniphier/early-clk/early-clk-ld20.c b/arch/arm/mach-uniphier/early-clk/early-clk-ld20.c deleted file mode 100644 index 5201a55..0000000 --- a/arch/arm/mach-uniphier/early-clk/early-clk-ld20.c +++ /dev/null @@ -1,34 +0,0 @@ -/* - * Copyright (C) 2016 Masahiro Yamada <yamada.masahiro@socionext.com> - * - * SPDX-License-Identifier: GPL-2.0+ - */ - -#include <linux/io.h> - -#include "../init.h" -#include "../sc64-regs.h" - -int uniphier_ld20_early_clk_init(const struct uniphier_board_data *bd) -{ - u32 tmp; - - /* deassert reset */ - tmp = readl(SC_RSTCTRL7); - tmp |= SC_RSTCTRL7_UMCSB | SC_RSTCTRL7_UMCA2 | SC_RSTCTRL7_UMCA1 | - SC_RSTCTRL7_UMCA0 | SC_RSTCTRL7_UMC32 | SC_RSTCTRL7_UMC31 | - SC_RSTCTRL7_UMC30; - writel(tmp, SC_RSTCTRL7); - - /* provide clocks */ - tmp = readl(SC_CLKCTRL4); - tmp |= SC_CLKCTRL4_PERI; - writel(tmp, SC_CLKCTRL4); - - tmp = readl(SC_CLKCTRL7); - tmp |= SC_CLKCTRL7_UMCSB | SC_CLKCTRL7_UMC32 | SC_CLKCTRL7_UMC31 | - SC_CLKCTRL7_UMC30; - writel(tmp, SC_CLKCTRL7); - - return 0; -} |