summaryrefslogtreecommitdiff
path: root/arch/arm/mach-uniphier/ph1-sld3/sbc_init_3cs.c
diff options
context:
space:
mode:
authorTom Rini <trini@konsulko.com>2015-07-23 15:46:05 (GMT)
committerTom Rini <trini@konsulko.com>2015-07-23 15:46:05 (GMT)
commit413978d118bb7d7b0a8488d97d802f2899cd81ce (patch)
treea0a42850eb5a9a13f2afa837b23582e23b4018a1 /arch/arm/mach-uniphier/ph1-sld3/sbc_init_3cs.c
parent3c9cc70d7153da442575112d9a2643eecd17d534 (diff)
parent62102bee1ff32e7eda8b31558b0b646df74fecfd (diff)
downloadu-boot-fsl-qoriq-413978d118bb7d7b0a8488d97d802f2899cd81ce.tar.xz
Merge git://git.denx.de/u-boot-uniphier
Diffstat (limited to 'arch/arm/mach-uniphier/ph1-sld3/sbc_init_3cs.c')
-rw-r--r--arch/arm/mach-uniphier/ph1-sld3/sbc_init_3cs.c37
1 files changed, 37 insertions, 0 deletions
diff --git a/arch/arm/mach-uniphier/ph1-sld3/sbc_init_3cs.c b/arch/arm/mach-uniphier/ph1-sld3/sbc_init_3cs.c
new file mode 100644
index 0000000..f5e2446
--- /dev/null
+++ b/arch/arm/mach-uniphier/ph1-sld3/sbc_init_3cs.c
@@ -0,0 +1,37 @@
+/*
+ * Copyright (C) 2011-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
+ *
+ * SPDX-License-Identifier: GPL-2.0+
+ */
+
+#include <common.h>
+#include <linux/io.h>
+#include <mach/sbc-regs.h>
+#include <mach/sg-regs.h>
+
+void sbc_init(void)
+{
+ /* only address/data multiplex mode is supported */
+
+ /* XECS0 : boot/sub memory (boot swap = off/on) */
+ writel(SBCTRL0_ADMULTIPLX_MEM_VALUE, SBCTRL00);
+ writel(SBCTRL1_ADMULTIPLX_MEM_VALUE, SBCTRL01);
+ writel(SBCTRL2_ADMULTIPLX_MEM_VALUE, SBCTRL02);
+
+ /* XECS1 : sub/boot memory (boot swap = off/on) */
+ writel(SBCTRL0_ADMULTIPLX_MEM_VALUE, SBCTRL10);
+ writel(SBCTRL1_ADMULTIPLX_MEM_VALUE, SBCTRL11);
+ writel(SBCTRL2_ADMULTIPLX_MEM_VALUE, SBCTRL12);
+
+ /* XECS2 : peripherals */
+ writel(SBCTRL0_ADMULTIPLX_PERI_VALUE, SBCTRL20);
+ writel(SBCTRL1_ADMULTIPLX_PERI_VALUE, SBCTRL21);
+ writel(SBCTRL2_ADMULTIPLX_PERI_VALUE, SBCTRL22);
+
+ /* base address regsiters */
+ writel(0x0000bc01, SBBASE0);
+ writel(0x0400bc01, SBBASE1);
+ writel(0x0800bf01, SBBASE2);
+
+ sg_set_pinsel(99, 1); /* GPIO26 -> EA24 */
+}