diff options
| author | vijay rai <vijay.rai@freescale.com> | 2014-06-20 05:15:29 (GMT) |
|---|---|---|
| committer | York Sun <yorksun@freescale.com> | 2014-07-22 23:25:54 (GMT) |
| commit | 6666017f44e39ec0385e3c7736b8c9af46cf4f08 (patch) | |
| tree | fab7529d9b9ac0b7f28fcbcd358c2ca52633311e /arch/powerpc/include | |
| parent | 591dd192307d81cf8f8705b06854e973c53d4c4d (diff) | |
| download | u-boot-fsl-qoriq-6666017f44e39ec0385e3c7736b8c9af46cf4f08.tar.xz | |
powerpc/t1040qds: Initialize EPHY2 clock to RGMII only
Setting FPGA register brdcfg9 EPHY2 bits to '0' to initialize EPHY2 clock to RGMII mode.
Signed-off-by: Vijay Rai <vijay.rai@freescale.com>
Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Reviewed-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'arch/powerpc/include')
0 files changed, 0 insertions, 0 deletions