summaryrefslogtreecommitdiff
path: root/board/varisys
diff options
context:
space:
mode:
authorWenyou Yang <wenyou.yang@atmel.com>2017-03-23 06:26:22 (GMT)
committerSimon Glass <sjg@chromium.org>2017-05-09 18:14:15 (GMT)
commit20bb165c1fb194a940de74ea428b40419ac3fcaa (patch)
treed08e6d0db6655d44e00cf02c809df6a340aea523 /board/varisys
parent85ea850976daea57c8045f3569566fad5ce9fe0f (diff)
downloadu-boot-fsl-qoriq-20bb165c1fb194a940de74ea428b40419ac3fcaa.tar.xz
ARM: dts: sama5d2: add clock property for uart1 node
Add clock property for uart1 node. Signed-off-by: Wenyou Yang <wenyou.yang@atmel.com>
Diffstat (limited to 'board/varisys')
0 files changed, 0 insertions, 0 deletions