diff options
author | Gabe Black <gabeblack@chromium.org> | 2012-10-23 18:04:46 (GMT) |
---|---|---|
committer | Simon Glass <sjg@chromium.org> | 2012-12-06 22:30:41 (GMT) |
commit | ac31a7b81c5519a86ddce4fde4a99ba759332abc (patch) | |
tree | c6e52cdfc23a0fbfb25a2d0d2d153894e3c416ff /doc | |
parent | 40fef0490610686022f99b8e070df7ac761c11a0 (diff) | |
download | u-boot-fsl-qoriq-ac31a7b81c5519a86ddce4fde4a99ba759332abc.tar.xz |
x86: Implement arch_phys_memset so that it can wipe memory above 4GB
Implement arch_phys_memset so that it can set memory at physical addresses
above 4GB using PAE paging. Because there are only 5 page tables in PAE mode,
1 PDPT and 4 PDTs, those tables are statically allocated in the BSS. The
tables must be 4K page aligned and are declared that way, and because U-Boot
starts as 4K aligned and the relocation code relocates it to a 4K aligned
address, the tables work as intended.
While paging is turned on, all 4GB are identity mapped except for one 2MB
page which is used as the window into high memory. This way, U-Boot will
continue to work as expected when running code that expects to access memory
freely, but the code can still get at high memory through its window.
The window is put at 2MB so that it's 2MB page aligned, low in memory to be
out of the way of things U-Boot is likely to care about, and above the lowest
1MB where lots of random things live.
Signed-off-by: Gabe Black <gabeblack@chromium.org>
Signed-off-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'doc')
0 files changed, 0 insertions, 0 deletions