diff options
author | Torsten Fleischer <to-fleischer@t-online.de> | 2012-04-17 05:37:45 (GMT) |
---|---|---|
committer | Heiko Schocher <hs@denx.de> | 2012-07-11 08:54:53 (GMT) |
commit | fa86d1c0bf3f4c68aa565952f1fcafbe2aa2c050 (patch) | |
tree | f9244803902c1791006fbc66258f3f32bbadda1f /drivers | |
parent | 9ca37d78a35b590c8ecc93a1ecfca2411fde5fb7 (diff) | |
download | u-boot-fsl-qoriq-fa86d1c0bf3f4c68aa565952f1fcafbe2aa2c050.tar.xz |
mxs-i2c: Fix internal address byte order
Large EEPROMs, e.g. 24lc32, need 2 byte to address the internal memory.
These devices require that the high byte of the internal address has to be
written first.
The mxs_i2c driver currently writes the address' low byte first.
The following patch fixes the byte order of the internal address that should
be written to the I2C device.
Signed-off-by: Torsten Fleischer <to-fleischer@t-online.de>
CC: Marek Vasut <marex@denx.de>
CC: Stefano Babic <sbabic@denx.de>
CC: Fabio Estevam <fabio.estevam@freescale.com>
Acked-by: Marek Vasut <marex@denx.de>
Acked-by: Stefano Babic <sbabic@denx.de>
Diffstat (limited to 'drivers')
-rw-r--r-- | drivers/i2c/mxs_i2c.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/i2c/mxs_i2c.c b/drivers/i2c/mxs_i2c.c index c8fea32..48aaaa6 100644 --- a/drivers/i2c/mxs_i2c.c +++ b/drivers/i2c/mxs_i2c.c @@ -97,7 +97,7 @@ void mxs_i2c_write(uchar chip, uint addr, int alen, for (i = 0; i < alen; i++) { data >>= 8; - data |= ((char *)&addr)[i] << 24; + data |= ((char *)&addr)[alen - i - 1] << 24; if ((i & 3) == 2) writel(data, &i2c_regs->hw_i2c_data); } |