summaryrefslogtreecommitdiff
path: root/board/scalys/simc-t2081/simc-t2081_nand_rcw.cfg
diff options
context:
space:
mode:
Diffstat (limited to 'board/scalys/simc-t2081/simc-t2081_nand_rcw.cfg')
-rw-r--r--board/scalys/simc-t2081/simc-t2081_nand_rcw.cfg33
1 files changed, 21 insertions, 12 deletions
diff --git a/board/scalys/simc-t2081/simc-t2081_nand_rcw.cfg b/board/scalys/simc-t2081/simc-t2081_nand_rcw.cfg
index 2746cf4..88dc8ab 100644
--- a/board/scalys/simc-t2081/simc-t2081_nand_rcw.cfg
+++ b/board/scalys/simc-t2081/simc-t2081_nand_rcw.cfg
@@ -1,20 +1,29 @@
#PBL preamble and RCW header
AA55AA55 010E0100
#
-#0a06000c 0c000000 00000000 00000000
-#aa000002 00004000 e8105000 21000000
-#00000000 cafebabe 00000000 00030ffc
-#00000314 0000000c 00000000 00000001
-#
+## SYS_CLK: 100MHz PLAT:600MHz Core:1800MHz FMAN:700MHz (1800MHz speedgrade)
+## DDR:1600MT/s
+# 0c06000e 12000000 00000000 40000000
+# 6c000002 40004000 e8105000 41000000
+# 00000000 cafebabe 00000000 00030ffc
+# 00000314 80000009 00000000 00000004
-# #SerDes=0xaa, Core:1200MHz, DDR:1600MT/s
-# 0a06000c 0c000000 00000000 00000000
-# 66000002 00404000 e8105000 21000000
+## SYS_CLK: 100MHz PLAT:600MHz Core:1500MHz FMAN: 700MHz (1533MHz speedgrade)
+## DDR:1600MT/s
+# 0c06000e 0f000000 00000000 40000000
+# bc000002 40004000 e8105000 41000000
# 00000000 cafebabe 00000000 00030ffc
-# 00000314 00000008 00000000 00000001
+# 00000314 80000009 00000000 00000004
-0c06000c 0c000000 00000000 00000000
-aa000002 40404000 e8105000 21000000
+### lowest valid clock & pll settings
+# 0806000a 0a000000 00000000 20000000
+# bc000002 40004000 e8105000 61000000
+# 00000000 cafebabe 00000000 00030ffc
+# 00000314 80000009 00000000 00000004
+
+## PCI SATA + Virtualization demo
+0c06000e 12000000 00000000 40000000
+aa000002 40004000 e8105000 41000000
00000000 cafebabe 00000000 00030ffc
-00000314 80000009 00000000 00000001
+00000314 80000009 00000000 00000004