| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2016-11-30 | MIPS: reserve space for exception vectors | Daniel Schwierzeck | |
| In order to set own exception handlers, a table with the exception vectors must be built in DRAM and the CPU EBase register must be set to the base address of this table. Reserve the space above the stack and use gd->irq_sp as storage for the exception base address. Signed-off-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com> | |||
 |
index : u-boot-fsl-qoriq | |
| Freescale u-boot tree with Scalys patches | www-data |
| summaryrefslogtreecommitdiff |