summaryrefslogtreecommitdiff
path: root/arch/x86/cpu
AgeCommit message (Expand)Author
2015-06-04x86: qemu: Enable legacy IDE I/O ports decodeBin Meng
2015-06-04x86: qemu: Turn on legacy segments decodeBin Meng
2015-06-04x86: Do sanity test on pirq table before writingBin Meng
2015-06-04x86: quark: Implement PIRQ routingBin Meng
2015-06-04x86: Refactor PIRQ routing supportBin Meng
2015-06-04x86: qemu: Add graphics supportBin Meng
2015-06-04x86: Support QEMU x86 targetsBin Meng
2015-04-30x86: Add a CPU driver for baytrailSimon Glass
2015-04-30x86: Allow CPUs to be set up after relocationSimon Glass
2015-04-30x86: Add multi-processor initSimon Glass
2015-04-30x86: Provide access to the IDTSimon Glass
2015-04-30x86: Store the GDT pointer in global_dataSimon Glass
2015-04-30x86: Disable -WerrorSimon Glass
2015-04-30x86: Remove unwanted MMC debuggingSimon Glass
2015-04-30x86: quark: Use reset_cpu()Simon Glass
2015-04-30x86: ivybridge: Use reset_cpu()Simon Glass
2015-04-30x86: Implement reset_cpu() correctly for modern CPUsSimon Glass
2015-04-30x86: link: Add PCH driver to support SPI FlashSimon Glass
2015-04-30x86: quark: Turn on legacy segments decodeBin Meng
2015-04-30x86: queensbay: Implement PIRQ routingBin Meng
2015-04-30x86: Write configuration tables in last_stage_init()Bin Meng
2015-04-30x86: Add a function to assign IRQ numbers to PCI deviceBin Meng
2015-04-30x86: queensbay: Avoid using PCH prefixBin Meng
2015-04-18Kconfig: Move CONFIG_BOOTSTAGE to KconfigSimon Glass
2015-04-18x86: chromebook_link: dts: Add PCH and LPC devicesSimon Glass
2015-04-18dm: x86: Add a uclass for a Platform Controller HubSimon Glass
2015-04-18dm: x86: spi: Convert ICH SPI driver to driver modelSimon Glass
2015-04-18dm: x86: pci: Convert chromebook_link to use driver model for pciSimon Glass
2015-04-18dm: x86: pci: Convert coreboot to use driver model for pciSimon Glass
2015-04-18dm: x86: pci: Add a PCI driver for driver modelSimon Glass
2015-04-17x86: Split up arch_cpu_init()Simon Glass
2015-04-17x86: Add a x86_ prefix to the x86-specific PCI functionsSimon Glass
2015-04-17x86: Support machines with >4GB of RAMSimon Glass
2015-03-25x86: quark: Enable on-chip ethernet controllersBin Meng
2015-03-25arch/x86/cpu/quark/mrc.c: Switch to U_BOOT_DATE / U_BOOT_TIMETom Rini
2015-03-25x86: quark: MRC codes clean upBin Meng
2015-03-24remove unnecessary version.h includesRob Herring
2015-02-06x86: Add SD/MMC support to quark/galileoBin Meng
2015-02-06x86: Add SPI support to quark/galileoBin Meng
2015-02-06x86: quark: Initialize non-standard BARsBin Meng
2015-02-06x86: quark: Call MRC in dram_init()Bin Meng
2015-02-06x86: quark: Enable the Memory Reference Code buildBin Meng
2015-02-06x86: quark: Add System Memory Controller supportBin Meng
2015-02-06x86: quark: Add utility codes needed for MRCBin Meng
2015-02-06x86: quark: Add Memory Reference Code (MRC) main routinesBin Meng
2015-02-06x86: quark: Bypass TSC calibrationBin Meng
2015-02-06x86: Enable the Intel quark/galileo buildBin Meng
2015-02-06x86: Add basic Intel Quark processor supportBin Meng
2015-02-06x86: quark: Add Cache-As-RAM initializationBin Meng
2015-02-06x86: quark: Add routines to access message bus registersBin Meng
generated by cgit v0.10.2 at 2024-11-08 13:32:28 (GMT)