summaryrefslogtreecommitdiff
path: root/arch/x86
AgeCommit message (Expand)Author
2015-06-04x86: Support QEMU x86 targetsBin Meng
2015-04-30x86: Enable multi-core init for Minnowboard MAXSimon Glass
2015-04-30x86: Add a CPU driver for baytrailSimon Glass
2015-04-30x86: Allow CPUs to be set up after relocationSimon Glass
2015-04-30x86: Add functions to set and clear bits on MSRsSimon Glass
2015-04-30x86: Add multi-processor initSimon Glass
2015-04-30x86: Provide access to the IDTSimon Glass
2015-04-30x86: Store the GDT pointer in global_dataSimon Glass
2015-04-30x86: Add an mfence macroSimon Glass
2015-04-30x86: Add defines for fixed MTRRsSimon Glass
2015-04-30x86: Add atomic operationsSimon Glass
2015-04-30x86: Add support for the Simple Firmware Interface (SFI)Simon Glass
2015-04-30x86: Disable -WerrorSimon Glass
2015-04-30x86: Remove unwanted MMC debuggingSimon Glass
2015-04-30x86: fsp: Use reset_cpu()Simon Glass
2015-04-30x86: quark: Use reset_cpu()Simon Glass
2015-04-30x86: ivybridge: Use reset_cpu()Simon Glass
2015-04-30x86: Implement reset_cpu() correctly for modern CPUsSimon Glass
2015-04-30x86: link: Add PCH driver to support SPI FlashSimon Glass
2015-04-30x86: minnowmax: use the correct NOR in the configurationGabriel Huau
2015-04-30x86: Correct the typo in write_tables()Bin Meng
2015-04-30x86: Kconfig: Move DM_SPI & DM_SPI_FLASH to arch/KconfigBin Meng
2015-04-30x86: Kconfig: MARK_GRAPHICS_MEM_WRCOMB cosmeticsBin Meng
2015-04-30x86: Kconfig: Move platform options forwardBin Meng
2015-04-30x86: Kconfig: Divide the target selection to vendor/modelBin Meng
2015-04-30x86: quark: Turn on legacy segments decodeBin Meng
2015-04-30x86: Check PIRQ routing table sanity in the F segmentBin Meng
2015-04-30x86: minnowmax: add GPIO banks in the device treeGabriel Huau
2015-04-30x86: baytrail: fix the GPIOBASE addressGabriel Huau
2015-04-30x86: queensbay: Implement PIRQ routingBin Meng
2015-04-30x86: Support platform PIRQ routingBin Meng
2015-04-30x86: Write configuration tables in last_stage_init()Bin Meng
2015-04-30x86: Add a function to assign IRQ numbers to PCI deviceBin Meng
2015-04-30x86: Install a default e820 table in the __weak install_e820_map()Bin Meng
2015-04-30x86: Clean up arch/x86/include/asm/e820.hBin Meng
2015-04-30x86: Add alias for SPI node in the board dtsBin Meng
2015-04-30x86: Set serial port IRQ for SMSC LPC47MBin Meng
2015-04-30x86: queensbay: Avoid using PCH prefixBin Meng
2015-04-30x86: Remove the old VGA driverBin Meng
2015-04-18sandbox: Move CONFIG_SYS_VSNPRINTF to KconfigSimon Glass
2015-04-18Kconfig: Move CONFIG_BOOTSTAGE to KconfigSimon Glass
2015-04-18dm: select CONFIG_DM* optionsMasahiro Yamada
2015-04-18x86: chromebook_link: dts: Add PCH and LPC devicesSimon Glass
2015-04-18dm: x86: Add a uclass for an Low Pin Count (LPC) deviceSimon Glass
2015-04-18dm: x86: Add a uclass for a Platform Controller HubSimon Glass
2015-04-18dm: x86: spi: Convert ICH SPI driver to driver modelSimon Glass
2015-04-18dm: x86: pci: Convert chromebook_link to use driver model for pciSimon Glass
2015-04-18dm: x86: pci: Convert coreboot to use driver model for pciSimon Glass
2015-04-18dm: x86: pci: Add a PCI driver for driver modelSimon Glass
2015-04-17x86: Split up arch_cpu_init()Simon Glass
generated by cgit v0.10.2 at 2024-11-02 16:34:32 (GMT)