summaryrefslogtreecommitdiff
path: root/arch/arm/mach-uniphier/ph1-sld3/sbc_init_3cs.c
blob: f5e24467ced00112fa1d309428c7ae5d1c3384db (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
/*
 * Copyright (C) 2011-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#include <common.h>
#include <linux/io.h>
#include <mach/sbc-regs.h>
#include <mach/sg-regs.h>

void sbc_init(void)
{
	/* only address/data multiplex mode is supported */

	/* XECS0 : boot/sub memory (boot swap = off/on) */
	writel(SBCTRL0_ADMULTIPLX_MEM_VALUE, SBCTRL00);
	writel(SBCTRL1_ADMULTIPLX_MEM_VALUE, SBCTRL01);
	writel(SBCTRL2_ADMULTIPLX_MEM_VALUE, SBCTRL02);

	/* XECS1 : sub/boot memory (boot swap = off/on) */
	writel(SBCTRL0_ADMULTIPLX_MEM_VALUE, SBCTRL10);
	writel(SBCTRL1_ADMULTIPLX_MEM_VALUE, SBCTRL11);
	writel(SBCTRL2_ADMULTIPLX_MEM_VALUE, SBCTRL12);

	/* XECS2 : peripherals */
	writel(SBCTRL0_ADMULTIPLX_PERI_VALUE, SBCTRL20);
	writel(SBCTRL1_ADMULTIPLX_PERI_VALUE, SBCTRL21);
	writel(SBCTRL2_ADMULTIPLX_PERI_VALUE, SBCTRL22);

	/* base address regsiters */
	writel(0x0000bc01, SBBASE0);
	writel(0x0400bc01, SBBASE1);
	writel(0x0800bf01, SBBASE2);

	sg_set_pinsel(99, 1);	/* GPIO26 -> EA24 */
}