summaryrefslogtreecommitdiff
path: root/include/configs/simc-t10xx.h
blob: f53c20116843394ad35ba541db14d53f2103ba38 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
/*
 * Copyright 2016 Scalys B.V.
 * 
 * SPDX-License-Identifier:     GPL-2.0+
 */

#ifndef __SIMC_T10XX_H
#define __SIMC_T10XX_H

#include "simc-t10x0.h"
#include <generated/autoconf.h>

/*
 * SIMC-T10xx board configuration file
 */
#define CONFIG_PHYS_64BIT
#define CONFIG_DISPLAY_BOARDINFO

#define CONFIG_SYS_NAND_BLOCK_SIZE      (256 * 1024)    /* MT29F8G08ABBCAH4*/

/*
 * System and DDR clock
 */
#if defined(CONFIG_SYS_CLK_FREQ_66)
#define CONFIG_SYS_CLK_FREQ		 66666666	/* 66.6 MHz */
#elif defined(CONFIG_SYS_CLK_FREQ_100)
#define CONFIG_SYS_CLK_FREQ		100000000	/* 100 MHz */
#endif

#define CONFIG_DDR_CLK_FREQ		133333333	/* 133.33MHz */

#ifdef CONFIG_RAMBOOT_PBL



/* PBI commands are cpu independent for now */
#define CONFIG_SYS_FSL_PBL_PBI $(SRCTREE)/board/scalys/simc-t10xx/simc-t10xx_pbi.cfg

/* Set the RCW config depending on the CPU type */
#if defined(CONFIG_PPC_T1022)
#define CONFIG_SYS_FSL_PBL_RCW $(SRCTREE)/board/scalys/simc-t10xx/simc-t1022_rcw.cfg
#elif defined(CONFIG_PPC_T1040)
#define CONFIG_SYS_FSL_PBL_RCW $(SRCTREE)/board/scalys/simc-t10xx/simc-t1040_rcw.cfg
#endif

#define CONFIG_SPL_MPC8XXX_INIT_DDR_SUPPORT
#define CONFIG_SPL_ENV_SUPPORT
#define CONFIG_SPL_SERIAL_SUPPORT
#define CONFIG_SPL_FLUSH_IMAGE
#define CONFIG_SPL_TARGET		"u-boot-with-spl.bin"
#define CONFIG_SPL_LIBGENERIC_SUPPORT
#define CONFIG_SPL_LIBCOMMON_SUPPORT

#define CONFIG_SPL_I2C_SUPPORT

#define CONFIG_SPL_DRIVERS_MISC_SUPPORT
#define CONFIG_FSL_LAW                  /* Use common FSL init code */
#define CONFIG_SYS_TEXT_BASE            0x30001000
#define CONFIG_SPL_TEXT_BASE            0xFFFD8000
#define CONFIG_SPL_PAD_TO               0x40000
#define CONFIG_SPL_MAX_SIZE             0x28000

#ifdef CONFIG_SPL_BUILD
#define CONFIG_SPL_SKIP_RELOCATE
#define CONFIG_SPL_COMMON_INIT_DDR
#define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
#endif /* CONFIG_SPL_BUILD */

#define RESET_VECTOR_OFFSET             0x27FFC
#define BOOT_PAGE_OFFSET                0x27000

#define CONFIG_SYS_MAX_FLASH_BANKS      1

#ifdef CONFIG_NAND
#define CONFIG_SPL_NAND_SUPPORT
#define CONFIG_SYS_NAND_U_BOOT_SIZE     (768 << 10)
#define CONFIG_SYS_NAND_U_BOOT_DST      0x30000000
#define CONFIG_SYS_NAND_U_BOOT_START    0x30000000
#define CONFIG_SYS_NAND_U_BOOT_OFFS     (256 << 10)
#define CONFIG_SYS_LDSCRIPT		"arch/powerpc/cpu/mpc85xx/u-boot-nand.lds"
#define CONFIG_SPL_NAND_BOOT
#endif /* CONFIG_NAND */

#ifdef CONFIG_SDCARD
#define	CONFIG_RESET_VECTOR_ADDRESS	0x30000FFC
#define CONFIG_SPL_MMC_SUPPORT
#define CONFIG_SPL_MMC_MINIMAL
#define CONFIG_SYS_MMC_U_BOOT_SIZE	(768 << 10)
#define CONFIG_SYS_MMC_U_BOOT_DST	(0x30000000)
#define CONFIG_SYS_MMC_U_BOOT_START	(0x30000000)
#define CONFIG_SYS_MMC_U_BOOT_OFFS	(260 << 10)
#define CONFIG_SYS_LDSCRIPT		"arch/powerpc/cpu/mpc85xx/u-boot.lds"
#ifndef CONFIG_SPL_BUILD
#define	CONFIG_SYS_MPC85XX_NO_RESETVEC
#endif
#define CONFIG_SPL_MMC_BOOT
#endif

#endif /* CONFIG_RAMBOOT_PBL */

/* High Level Configuration Options */
#define CONFIG_E500                     /* BOOKE e500 family */
#include <asm/config_mpc85xx.h>
#define CONFIG_BOOKE
#define CONFIG_E500MC                   /* BOOKE e500mc family */
#define CONFIG_SYS_BOOK3E_HV            /* Category E.HV supported */
#define CONFIG_MP                       /* support multiple processors */


/* #define CONFIG_DEEP_SLEEP */ /* support deep sleep */
#define CONFIG_SILENT_CONSOLE

#ifndef CONFIG_RESET_VECTOR_ADDRESS
#define CONFIG_RESET_VECTOR_ADDRESS     0xeffffffc
#endif /* CONFIG_RESET_VECTOR_ADDRESS */

#define CONFIG_SYS_FSL_CPC              /* Corenet Platform Cache */
#define CONFIG_SYS_NUM_CPC              CONFIG_NUM_DDR_CONTROLLERS
#define CONFIG_FSL_IFC                  /* Enable IFC Support */
#define CONFIG_FSL_CAAM			/* Enable SEC/CAAM */


#define CONFIG_PCI                      /* Enable PCI/PCIE */
#define CONFIG_PCI_INDIRECT_BRIDGE


/* The number of available PCI controllers depends on the RCW */
#define CONFIG_PCIE1                    /* PCIE controler 1 */
#define CONFIG_PCIE2                    /* PCIE controler 2 */
#define CONFIG_PCIE3                    /* PCIE controler 3 */
#define CONFIG_PCIE4                    /* PCIE controler 4 */

#define CONFIG_FSL_PCI_INIT             /* Use common FSL init code */
#define CONFIG_SYS_PCI_64BIT            /* enable 64-bit PCI resources */

#define CONFIG_FSL_LAW                  /* Use common FSL init code */

#define CONFIG_ENV_OVERWRITE

#if defined(CONFIG_SDCARD)
#define CONFIG_SYS_EXTRA_ENV_RELOC
#define CONFIG_ENV_IS_IN_MMC
#define CONFIG_SYS_MMC_ENV_DEV          0
#define CONFIG_ENV_SIZE                 0x2000
#define CONFIG_ENV_OFFSET               (512 * 0x800)
#elif defined(CONFIG_NAND)
#define CONFIG_SYS_EXTRA_ENV_RELOC
#define CONFIG_ENV_IS_IN_NAND
#define CONFIG_ENV_SIZE                 0x2000
#define CONFIG_ENV_OFFSET               0x100000 /* Refer to mtdparts */
#else
#define CONFIG_ENV_IS_IN_FLASH
#define CONFIG_ENV_ADDR                 (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
#define CONFIG_ENV_SIZE                 0x2000
#define CONFIG_ENV_SECT_SIZE            0x20000 /* 128K (one sector) */
#endif /* CONFIG_SPIFLASH */

/*
 * These can be toggled for performance analysis, otherwise use default.
 */
#define CONFIG_SYS_CACHE_STASHING
#define CONFIG_BACKSIDE_L2_CACHE
#define CONFIG_SYS_INIT_L2CSR0          L2CSR0_L2E
#define CONFIG_BTB                      /* toggle branch predition */
#define CONFIG_DDR_ECC

#ifdef CONFIG_DDR_ECC
#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
#define CONFIG_MEM_INIT_VALUE           0x0BADC0DE
#endif /* CONFIG_DDR_ECC */

#define CONFIG_ENABLE_36BIT_PHYS

#define CONFIG_ADDR_MAP
#define CONFIG_SYS_NUM_ADDR_MAP         64  /* number of TLB1 entries */

/* #define CONFIG_SYS_DRAM_TEST         Executes a memoty test at U-Boot start */
#define CONFIG_SYS_MEMTEST_START        0x00200000  /* memtest works on */
#define CONFIG_SYS_MEMTEST_END          0x00400000
#define CONFIG_SYS_ALT_MEMTEST

#define CONFIG_PANIC_HANG               /* do not reset board on panic */

/*
 *  Config the L3 Cache as L3 SRAM
 */
#define CONFIG_SYS_INIT_L3_ADDR         0xFFFC0000
#define CONFIG_SYS_L3_SIZE              256 << 10
#define CONFIG_SPL_GD_ADDR              (CONFIG_SYS_INIT_L3_ADDR + 32 * 1024)
#ifdef CONFIG_RAMBOOT_PBL
#define CONFIG_ENV_ADDR                 (CONFIG_SPL_GD_ADDR + 4 * 1024)
#endif /* CONFIG_RAMBOOT_PBL */
#define CONFIG_SPL_RELOC_MALLOC_ADDR    (CONFIG_SPL_GD_ADDR + 12 * 1024)
#define CONFIG_SPL_RELOC_MALLOC_SIZE    (30 << 10)
#define CONFIG_SPL_RELOC_STACK          (CONFIG_SPL_GD_ADDR + 64 * 1024)
#define CONFIG_SPL_RELOC_STACK_SIZE     (22 << 10)

#define CONFIG_SYS_DCSRBAR              0xf0000000
#define CONFIG_SYS_DCSRBAR_PHYS         0xf00000000ull

/*
 * DDR Setup
 */
#define CONFIG_VERY_BIG_RAM
#define CONFIG_SYS_DDR_SDRAM_BASE       0x00000000
#define CONFIG_SYS_SDRAM_BASE           CONFIG_SYS_DDR_SDRAM_BASE

/* CONFIG_NUM_DDR_CONTROLLERS is defined in include/asm/config_mpc85xx.h */
#define CONFIG_DIMM_SLOTS_PER_CTLR      (2)
#define CONFIG_CHIP_SELECTS_PER_CTRL    (4)

#define CONFIG_SYS_DDR_RAW_TIMING
#define CONFIG_SYS_FSL_DDR3

#define CONFIG_SYS_SDRAM_SIZE           8192    /* In MByte, for fixed parameter use */

/*
 * IFC Definitions
 */
#define CONFIG_SYS_FLASH_BASE           0xe8000000
#define CONFIG_SYS_FLASH_BASE_PHYS      (0xf00000000ull | CONFIG_SYS_FLASH_BASE)


/* NAND Flash on IFC */
#define CONFIG_NAND_FSL_IFC
#define CONFIG_SYS_NAND_BASE            0xff800000
#define CONFIG_SYS_NAND_BASE_PHYS       (0xf00000000ull | CONFIG_SYS_NAND_BASE)

#define CONFIG_SYS_NAND_CSPR_EXT        (0xf)
#define CONFIG_SYS_NAND_CSPR            (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
                                        | CSPR_PORT_SIZE_8 /* Port Size = 8 bit */ \
                                        | CSPR_MSEL_NAND    /* MSEL = NAND */ \
                                        | CSPR_V)

#define CONFIG_SYS_NAND_AMASK           IFC_AMASK(64*1024)

#define CONFIG_SYS_NAND_CSOR		(CSOR_NAND_ECC_ENC_EN |	/* ECC on encode */ \
					 CSOR_NAND_ECC_DEC_EN |	/* ECC on decode */ \
					 CSOR_NAND_ECC_MODE_4 |	/* 4-bit ECC */ \
					 CSOR_NAND_RAL_3 |	/* RAL = 3Byes */ \
					 CSOR_NAND_PGS_2K |	/* Page Size = 2K */ \
					 CSOR_NAND_SPRZ_128 |	/* Spare size = 128 */ \
					 CSOR_NAND_PB(64))	/* Pages Per Block = 64 */

#define CONFIG_SYS_NAND_ONFI_DETECTION

/* ONFI NAND Flash mode0 Timing Params */
#define CONFIG_SYS_NAND_FTIM0           (FTIM0_NAND_TCCST(0x07) | \
                                        FTIM0_NAND_TWP(0x18)   | \
                                        FTIM0_NAND_TWCHT(0x07) | \
                                        FTIM0_NAND_TWH(0x0a))
                                        
#define CONFIG_SYS_NAND_FTIM1           (FTIM1_NAND_TADLE(0x32) | \
                                        FTIM1_NAND_TWBE(0x39)  | \
                                        FTIM1_NAND_TRR(0x0e)   | \
                                        FTIM1_NAND_TRP(0x18))
                                        
#define CONFIG_SYS_NAND_FTIM2           (FTIM2_NAND_TRAD(0x0f) | \
                                        FTIM2_NAND_TREH(0x0a) | \
                                        FTIM2_NAND_TWHRE(0x1e))
                                        
#define CONFIG_SYS_NAND_FTIM3           0x0

#define CONFIG_SYS_NAND_DDR_LAW         11
#define CONFIG_SYS_NAND_BASE_LIST       { CONFIG_SYS_NAND_BASE }
#define CONFIG_SYS_MAX_NAND_DEVICE      1
/*#define CONFIG_CMD_NAND*/

#define CONFIG_SYS_FLASH_EMPTY_INFO
#define CONFIG_SYS_FLASH_BANKS_LIST	{CONFIG_SYS_FLASH_BASE_PHYS}

#if defined(CONFIG_NAND)
#define CONFIG_SYS_CSPR0_EXT            CONFIG_SYS_NAND_CSPR_EXT
#define CONFIG_SYS_CSPR0                CONFIG_SYS_NAND_CSPR
#define CONFIG_SYS_AMASK0               CONFIG_SYS_NAND_AMASK
#define CONFIG_SYS_CSOR0                CONFIG_SYS_NAND_CSOR
#define CONFIG_SYS_CS0_FTIM0            CONFIG_SYS_NAND_FTIM0
#define CONFIG_SYS_CS0_FTIM1            CONFIG_SYS_NAND_FTIM1
#define CONFIG_SYS_CS0_FTIM2            CONFIG_SYS_NAND_FTIM2
#define CONFIG_SYS_CS0_FTIM3            CONFIG_SYS_NAND_FTIM3
#else
#define CONFIG_SYS_CSPR0_EXT            CONFIG_SYS_NOR_CSPR_EXT
#define CONFIG_SYS_CSPR0                CONFIG_SYS_NOR_CSPR
#define CONFIG_SYS_AMASK0               CONFIG_SYS_NOR_AMASK
#define CONFIG_SYS_CSOR0                CONFIG_SYS_NOR_CSOR
#define CONFIG_SYS_CS0_FTIM0            CONFIG_SYS_NOR_FTIM0
#define CONFIG_SYS_CS0_FTIM1            CONFIG_SYS_NOR_FTIM1
#define CONFIG_SYS_CS0_FTIM2            CONFIG_SYS_NOR_FTIM2
#define CONFIG_SYS_CS0_FTIM3            CONFIG_SYS_NOR_FTIM3
#define CONFIG_SYS_CSPR1_EXT            CONFIG_SYS_NAND_CSPR_EXT
#define CONFIG_SYS_CSPR1                CONFIG_SYS_NAND_CSPR
#define CONFIG_SYS_AMASK1               CONFIG_SYS_NAND_AMASK
#define CONFIG_SYS_CSOR1                CONFIG_SYS_NAND_CSOR
#define CONFIG_SYS_CS1_FTIM0            CONFIG_SYS_NAND_FTIM0
#define CONFIG_SYS_CS1_FTIM1            CONFIG_SYS_NAND_FTIM1
#define CONFIG_SYS_CS1_FTIM2            CONFIG_SYS_NAND_FTIM2
#define CONFIG_SYS_CS1_FTIM3            CONFIG_SYS_NAND_FTIM3
#endif

#ifdef CONFIG_SPL_BUILD
#define CONFIG_SYS_MONITOR_BASE         CONFIG_SPL_TEXT_BASE
#else
#define CONFIG_SYS_MONITOR_BASE         CONFIG_SYS_TEXT_BASE    /* start of monitor */
#endif

#if defined(CONFIG_RAMBOOT_PBL)
#define CONFIG_SYS_RAMBOOT
#endif

/*#define CONFIG_BOARD_EARLY_INIT_R*/
#define CONFIG_MISC_INIT_R

#define CONFIG_HWCONFIG

#define CONFIG_SPL_GPIO_SUPPORT

/* define to use L1 as initial stack */
#define CONFIG_L1_INIT_RAM
#define CONFIG_SYS_INIT_RAM_LOCK
#define CONFIG_SYS_INIT_RAM_ADDR            0xfdd00000  /* Initial L1 address */
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH  0xf
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW   0xfe0ec000
/* The assembler doesn't like typecast */
#define CONFIG_SYS_INIT_RAM_ADDR_PHYS       ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
                                            CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
                                            
#define CONFIG_SYS_INIT_RAM_SIZE            0x00004000

#define CONFIG_SYS_GBL_DATA_OFFSET          (CONFIG_SYS_INIT_RAM_SIZE - \
                                            GENERATED_GBL_DATA_SIZE)
                                            
#define CONFIG_SYS_INIT_SP_OFFSET           CONFIG_SYS_GBL_DATA_OFFSET

#define CONFIG_SYS_MONITOR_LEN              (768 * 1024)
#define CONFIG_SYS_MALLOC_LEN               (32 * 1024 * 1024)

/* Serial Port */
#define CONFIG_CONS_INDEX                   1
#define CONFIG_SYS_NS16550
#define CONFIG_SYS_NS16550_SERIAL
#define CONFIG_SYS_NS16550_REG_SIZE         1
#define CONFIG_SYS_NS16550_CLK              (get_bus_freq(0)/2)

#define CONFIG_SYS_BAUDRATE_TABLE           {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}

#define CONFIG_SYS_NS16550_COM1             (CONFIG_SYS_CCSRBAR+0x11C500)
#define CONFIG_SYS_NS16550_COM2             (CONFIG_SYS_CCSRBAR+0x11C600)
#define CONFIG_SYS_NS16550_COM3             (CONFIG_SYS_CCSRBAR+0x11D500)
#define CONFIG_SYS_NS16550_COM4             (CONFIG_SYS_CCSRBAR+0x11D600)
#define CONFIG_SERIAL_MULTI                 /* Enable both serial ports */
#ifndef CONFIG_SPL_BUILD
#define CONFIG_SYS_CONSOLE_IS_IN_ENV        /* determine from environment */
#endif

/* Use the HUSH parser */
/*#define CONFIG_SYS_HUSH_PARSER*/
#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "

/* pass open firmware flat tree */


/* new uImage format support */
#if 0
#define CONFIG_OF_LIBFDT
#define CONFIG_OF_BOARD_SETUP
#define CONFIG_OF_STDOUT_VIA_ALIAS
#define CONFIG_FIT
#define CONFIG_FIT_VERBOSE  /* enable fit_format_{error,warning}() */
#endif


/* I2C */
#define CONFIG_SYS_I2C
#define CONFIG_SYS_I2C_FSL      /* Use FSL common I2C driver */
#define CONFIG_SYS_FSL_I2C_SPEED    400000  /* I2C speed in Hz */
#define CONFIG_SYS_FSL_I2C2_SPEED   400000
#define CONFIG_SYS_FSL_I2C3_SPEED   400000
#define CONFIG_SYS_FSL_I2C4_SPEED   400000
#define CONFIG_SYS_FSL_I2C_SLAVE    0x7F
#define CONFIG_SYS_FSL_I2C2_SLAVE   0x7F
#define CONFIG_SYS_FSL_I2C3_SLAVE   0x7F
#define CONFIG_SYS_FSL_I2C4_SLAVE   0x7F
#define CONFIG_SYS_FSL_I2C_OFFSET   0x118000
#define CONFIG_SYS_FSL_I2C2_OFFSET  0x118100
#define CONFIG_SYS_FSL_I2C3_OFFSET  0x119000
#define CONFIG_SYS_FSL_I2C4_OFFSET  0x119100

/*
 * General PCI
 * Memory space is mapped 1-1, but I/O space must start from 0.
 */

#ifdef CONFIG_PCI
/* controller 1, direct to uli, tgtid 3, Base address 20000 */
#ifdef CONFIG_PCIE1
#define CONFIG_SYS_PCIE1_MEM_VIRT   0x80000000
#define CONFIG_SYS_PCIE1_MEM_BUS    0xe0000000
#define CONFIG_SYS_PCIE1_MEM_PHYS   0xc00000000ull
#define CONFIG_SYS_PCIE1_MEM_SIZE   0x10000000  /* 256M */
#define CONFIG_SYS_PCIE1_IO_VIRT    0xf8000000
#define CONFIG_SYS_PCIE1_IO_BUS     0x00000000
#define CONFIG_SYS_PCIE1_IO_PHYS    0xff8000000ull
#define CONFIG_SYS_PCIE1_IO_SIZE    0x00010000  /* 64k */
#endif

/* controller 2, Slot 2, tgtid 2, Base address 201000 */
#ifdef CONFIG_PCIE2
#define CONFIG_SYS_PCIE2_MEM_VIRT   0x90000000
#define CONFIG_SYS_PCIE2_MEM_BUS    0xe0000000
#define CONFIG_SYS_PCIE2_MEM_PHYS   0xc10000000ull
#define CONFIG_SYS_PCIE2_MEM_SIZE   0x10000000  /* 256M */
#define CONFIG_SYS_PCIE2_IO_VIRT    0xf8010000
#define CONFIG_SYS_PCIE2_IO_BUS     0x00000000
#define CONFIG_SYS_PCIE2_IO_PHYS    0xff8010000ull
#define CONFIG_SYS_PCIE2_IO_SIZE    0x00010000  /* 64k */
#endif

/* controller 3, Slot 1, tgtid 1, Base address 202000 */
#ifdef CONFIG_PCIE3
#define CONFIG_SYS_PCIE3_MEM_VIRT   0xa0000000
#define CONFIG_SYS_PCIE3_MEM_BUS    0xe0000000
#define CONFIG_SYS_PCIE3_MEM_PHYS   0xc20000000ull
#define CONFIG_SYS_PCIE3_MEM_SIZE   0x10000000  /* 256M */
#define CONFIG_SYS_PCIE3_IO_VIRT    0xf8020000
#define CONFIG_SYS_PCIE3_IO_BUS     0x00000000
#define CONFIG_SYS_PCIE3_IO_PHYS    0xff8020000ull
#define CONFIG_SYS_PCIE3_IO_SIZE    0x00010000  /* 64k */
#endif

/* controller 4, Base address 203000 */
#ifdef CONFIG_PCIE4
#define CONFIG_SYS_PCIE4_MEM_VIRT   0xb0000000
#define CONFIG_SYS_PCIE4_MEM_BUS    0xe0000000
#define CONFIG_SYS_PCIE4_MEM_PHYS   0xc30000000ull
#define CONFIG_SYS_PCIE4_MEM_SIZE   0x10000000  /* 256M */
#define CONFIG_SYS_PCIE4_IO_VIRT    0xf8030000
#define CONFIG_SYS_PCIE4_IO_BUS     0x00000000
#define CONFIG_SYS_PCIE4_IO_PHYS    0xff8030000ull
#define CONFIG_SYS_PCIE4_IO_SIZE    0x00010000  /* 64k */
#endif

#define CONFIG_PCI_PNP          /* do pci plug-and-play */
#define CONFIG_E1000
#define CONFIG_E1000_SPI
#define CONFIG_CMD_E1000

#define CONFIG_PCI_SCAN_SHOW        /* show pci devices on startup */
#define CONFIG_DOS_PARTITION
#endif  /* CONFIG_PCI */

/* SATA */
#define CONFIG_FSL_SATA_V2
#ifdef CONFIG_FSL_SATA_V2
#define CONFIG_LIBATA
#define CONFIG_FSL_SATA

#define CONFIG_SYS_SATA_MAX_DEVICE  2

#define CONFIG_SATA1
#define CONFIG_SYS_SATA1            CONFIG_SYS_MPC85xx_SATA1_ADDR
#define CONFIG_SYS_SATA1_FLAGS      FLAGS_DMA

#define CONFIG_SATA2
#define CONFIG_SYS_SATA2            CONFIG_SYS_MPC85xx_SATA2_ADDR
#define CONFIG_SYS_SATA2_FLAGS      FLAGS_DMA

#define CONFIG_LBA48
#define CONFIG_DOS_PARTITION
#endif


#define CONFIG_USB_EHCI_FSL
#define CONFIG_HAS_FSL_DR_USB
#ifdef CONFIG_USB_EHCI
#define CONFIG_USB_EHCI_FSL
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
#endif /* CONFIG_USB_EHCI*/ 

#define CONFIG_MMC

#ifdef CONFIG_MMC
#define CONFIG_FSL_ESDHC
#define CONFIG_FSL_ESDHC_USE_PERIPHERAL_CLK
#define CONFIG_SYS_FSL_ESDHC_ADDR       CONFIG_SYS_MPC85xx_ESDHC_ADDR
#define CONFIG_CMD_MMC
#define CONFIG_GENERIC_MMC
#define CONFIG_CMD_EXT2
#define CONFIG_CMD_FAT
#define CONFIG_DOS_PARTITION
#endif

/* Qman/Bman */
#ifndef CONFIG_NOBQFMAN
#define CONFIG_SYS_DPAA_QBMAN           /* Support Q/Bman */
#define CONFIG_SYS_BMAN_NUM_PORTALS     10
#define CONFIG_SYS_BMAN_MEM_BASE        0xf4000000
#define CONFIG_SYS_BMAN_MEM_PHYS        0xff4000000ull
#define CONFIG_SYS_BMAN_MEM_SIZE        0x02000000
#define CONFIG_SYS_BMAN_SP_CENA_SIZE    0x4000
#define CONFIG_SYS_BMAN_SP_CINH_SIZE    0x1000
#define CONFIG_SYS_BMAN_CENA_BASE       CONFIG_SYS_BMAN_MEM_BASE
#define CONFIG_SYS_BMAN_CENA_SIZE       (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
#define CONFIG_SYS_BMAN_CINH_BASE       (CONFIG_SYS_BMAN_MEM_BASE + CONFIG_SYS_BMAN_CENA_SIZE)
#define CONFIG_SYS_BMAN_CINH_SIZE       (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
#define CONFIG_SYS_BMAN_SWP_ISDR_REG	0xE08

#define CONFIG_SYS_QMAN_NUM_PORTALS     10
#define CONFIG_SYS_QMAN_MEM_BASE        0xf6000000
#define CONFIG_SYS_QMAN_MEM_PHYS        0xff6000000ull
#define CONFIG_SYS_QMAN_MEM_SIZE        0x02000000
#define CONFIG_SYS_QMAN_SP_CENA_SIZE    0x4000
#define CONFIG_SYS_QMAN_SP_CINH_SIZE    0x1000
#define CONFIG_SYS_QMAN_CENA_BASE       CONFIG_SYS_QMAN_MEM_BASE
#define CONFIG_SYS_QMAN_CENA_SIZE       (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
#define CONFIG_SYS_QMAN_CINH_BASE       (CONFIG_SYS_QMAN_MEM_BASE + CONFIG_SYS_QMAN_CENA_SIZE)
#define CONFIG_SYS_QMAN_CINH_SIZE       (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
#define CONFIG_SYS_QMAN_SWP_ISDR_REG	0xE08

#define CONFIG_SYS_DPAA_FMAN
#define CONFIG_SYS_DPAA_PME

/* QE Connector is available on SiMC-T10x but not part of this development */
#ifdef QE_CONNCECTOR
#define CONFIG_QE
#define CONFIG_U_QE
#endif

/* Default address of microcode for the Linux Fman driver */
#if defined(CONFIG_SDCARD)
/*
 * PBL SD boot image should stored at 0x1000(8 blocks), the size of the image is
 * about 1MB (2048 blocks), Env is stored after the image, and the env size is
 * 0x2000 (16 blocks), 8 + 2048 + 16 = 2072, enlarge it to 2080.
 */
#define CONFIG_SYS_QE_FMAN_FW_IN_MMC
#define CONFIG_SYS_FMAN_FW_ADDR         (512 * 0x820)
#elif defined(CONFIG_NAND)
#define CONFIG_SYS_QE_FMAN_FW_IN_NAND
#define CONFIG_SYS_FMAN_FW_ADDR		(0x140000)	/* Refer to mtdparts */
#else
#define CONFIG_SYS_QE_FMAN_FW_IN_NOR
#define CONFIG_SYS_FMAN_FW_ADDR		0xEFF00000
#endif


#define CONFIG_SYS_QE_FMAN_FW_LENGTH    0x10000
#define CONFIG_SYS_FDT_PAD      (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
#endif /* CONFIG_NOBQFMAN */

#ifdef CONFIG_SYS_DPAA_FMAN
#define CONFIG_FMAN_ENET
#define CONFIG_PHY_MARVELL
#endif

#ifdef CONFIG_FMAN_ENET
#define CONFIG_SYS_RGMII1_PHY_ADDR      0x00
#define CONFIG_SYS_RGMII2_PHY_ADDR      0x01

#define CONFIG_MII          /* MII PHY management */
#define CONFIG_ETHPRIME     "FM1@DTSEC4"
#define CONFIG_PHY_GIGE     /* Include GbE speed/duplex detection */
#endif

/*
 * Environment
 */
#define CONFIG_LOADS_ECHO               /* echo on for serial download */
#define CONFIG_SYS_LOADS_BAUD_CHANGE    /* allow baudrate change */

/*
 * Command line configuration.
 */
#define CONFIG_CMD_ERRATA
#define CONFIG_CMD_GREPENV
#define CONFIG_CMD_IRQ
#define CONFIG_CMD_MII
#define CONFIG_CMD_PING
#define CONFIG_CMD_REGINFO

#ifdef CONFIG_PCI
#define CONFIG_CMD_PCI
#endif

/* Hash command with SHA acceleration supported in hardware */
#ifdef CONFIG_FSL_CAAM
#define CONFIG_CMD_HASH
#define CONFIG_SHA_HW_ACCEL
#endif

/*
 * Miscellaneous configurable options
 */
#define CONFIG_SYS_LONGHELP                     /* undef to save memory */
#define CONFIG_CMDLINE_EDITING                  /* Command-line editing */
#define CONFIG_AUTO_COMPLETE                    /* add autocompletion support */
#define CONFIG_SYS_LOAD_ADDR	1000000		/* default load address */
#define CONFIG_SYS_PROMPT	"=> "           /* Monitor Command Prompt */
#ifdef CONFIG_CMD_KGDB
#define CONFIG_SYS_CBSIZE	1024		/* Console I/O Buffer Size */
#else
#define CONFIG_SYS_CBSIZE	512		/* Console I/O Buffer Size */
#endif
#define CONFIG_SYS_PBSIZE	(CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
#define CONFIG_SYS_MAXARGS	32		/* max number of command args */
#define CONFIG_SYS_BARGSIZE	CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */

/*
 * For booting Linux, the board info and command line data
 * have to be in the first 64 MB of memory, since this is
 * the maximum mapped by the Linux kernel during initialization.
 */
#define CONFIG_SYS_BOOTMAPSZ    (64 << 20)  /* Initial map for Linux*/
#define CONFIG_SYS_BOOTM_LEN    (64 << 20)  /* Increase max gunzip size */

#ifdef CONFIG_CMD_KGDB
#define CONFIG_KGDB_BAUDRATE    230400  /* speed to run kgdb serial port */
#endif

/*
 * Dynamic MTD Partition support with mtdparts
 */
#define CONFIG_CMD_MTDPARTS
#define CONFIG_MTD_DEVICE
#define CONFIG_MTD_PARTITIONS

#define CONFIG_CMD_BOOTZ

#define CONFIG_SYS_NO_FLASH


#ifdef CONFIG_SECURE_BOOT
#include <asm/fsl_secure_boot.h>
#define CONFIG_CMD_BLOB
#endif

#define CONFIG_CMD_UBI
#define CONFIG_CMD_UBIFS
/* #define CONFIG_UBI_SILENCE_MSG */
#define CONFIG_RBTREE
#define CONFIG_LZO

/*
 * eSPI - Enhanced SPI
 */
#define CONFIG_SPI_FLASH
#define CONFIG_FSL_ESPI

#define CONFIG_SPI_FLASH_STMICRO
#define CONFIG_SPI_FLASH_SPANSION

/*#define CONFIG_CMD_SF*/
#define CONFIG_SPI_FLASH_BAR
#define CONFIG_SF_DEFAULT_SPEED	10000000
#define CONFIG_SF_DEFAULT_MODE	0

#define MTDIDS_DEFAULT "nor0=fe8000000.nor,nand0=fff800000.flash," \
            "spi0=spife110000.0"

#define MTDPARTS_DEFAULT    \
	"mtdparts=fff800000.flash:," \
	"1M@0x0(u-boot)," \
	"256k(env)," \
	"256k(fman_ucode)," \
	"0x3fdc0000(ubipart)," \
	"1M@0x3ff00000(bbt)ro}"

/* default location for tftp and bootm */
#define CONFIG_LOADADDR		1000000
#define CONFIG_BOOTDELAY	3	/*-1 disables auto-boot*/
#define CONFIG_ZERO_BOOTDELAY_CHECK	/* Also check for boot interruption, when bootdelay is zero */
#define CONFIG_BAUDRATE		115200


#define __USB_PHY_TYPE  utmi

#define CONFIG_EXTRA_ENV_SETTINGS \
    "hwconfig=" \
        "fsl_ddr:bank_intlv=null;"\
        "usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) ";"\
        "usb2:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\
    \
    "l2switchaddr=02:00:00:ba:be:00\0" \
    "ethaddr=02:00:00:ba:be:01\0" \
    "eth1addr=02:00:00:ba:be:02\0" \
    "eth2addr=02:00:00:ba:be:03\0" \
    "eth3addr=02:00:00:ba:be:04\0" \
    "eth4addr=02:00:00:ba:be:05\0" \
    \
    "autoload=no\0" \
    "fitaddr="__stringify(CONFIG_LOADADDR)"\0" \
    "TFTP_PATH=\0" \
    \
    "mtdids=nand0=fff800000.flash\0" \
    "mtdparts=mtdparts=fff800000.flash:1M@0x0(u-boot),256k(env),256k(fman_ucode),0x3fdc0000(ubipart),1M@0x3ff00000(bbt)ro\0" \
    \
    "setfans=i2c dev 0; i2c mw 0x2e 0x40 1;i2c mw 0x2e 0x7d 0x2;" \
        "i2c mw 0x2e 0x5c 0xe0;i2c mw 0x2e 0x5d 0xe0;i2c mw 0x2e 0x5e 0xe0;" \
        "i2c mw 0x2e 0x5f 0xc8;i2c mw 0x2e 0x60 0xc8;i2c mw 0x2e 0x61 0xc8;" \
        "i2c mw 0x2e 0x30 0x20;i2c mw 0x2e 0x31 0x20;i2c mw 0x2e 0x32 0x20;\0"\
    \
    "update-uboot=dhcp; tftp ${TFTP_PATH}/u-boot-with-spl-pbl.bin; if test $? = \"0\"; then nand erase.part u-boot; nand write ${loadaddr} 0 ${filesize};fi\0" \
    "update-uboot-usb=" \
        "usb start;" \
        "fatload usb 0 ${loadaddr} u-boot-with-spl-pbl.bin;" \
        "nand erase.part u-boot;" \
        "nand write ${loadaddr} u-boot ${filesize};" \
        "\0" \
    \
    "update-fman-ucode-usb=" \
        "usb start;" \
        "fatload usb 0 ${loadaddr} fsl_fman_ucode_t1040_r1.1_106_4_17.bin;" \
        "nand erase.part fman_ucode;" \
        "nand write ${loadaddr} fman_ucode ${filesize};" \
        "\0" \
    \
    "update-ubi-rootfs="\
        "dhcp;" \
        "ubi part ubipart;" \
        "if test $? = \"0\"; then " \
            "tftp ${TFTP_PATH}/fsl-image-core-simc-t1022-tcb-02.ubifs;" \
            "if test $? = \"0\"; then " \
                "ubi write ${loadaddr} rootfs ${filesize};" \
            "fi;" \
        "fi;" \
    "\0" \
    \
    "ubiboot=" \
        "ubi part ubipart;" \
        "ubifsmount ubi0:rootfs;" \
        "ubifsload ${fitaddr} /boot/fitImage.itb;" \
        "run set_ubiboot_args;" \
        "bootm ${fitaddr}#conf@1" \
        "\0" \
    \
    "set_ubiboot_args=setenv bootargs ${bootargs} ${mtdparts} ubi.mtd=3 ubi.fm_autoconvert=1 root=ubi0:rootfs rw rootfstype=ubifs \0" \
    \
    "netboot=dhcp; tftp ${fitaddr} ${TFTP_PATH}/fitImage.itb; bootm ${fitaddr}#conf@1\0" \
    \
    "bootcmd=run setfans; usb start; run ubiboot\0" \
    \
    "bootargs_sata=rootfstype=ext3 root=/dev/sda1\0" \
    "bootargs=console=ttyS0,115200 rootwait panic=10\0" \

#endif	/* SIMC_T10XX_H */