1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
|
/* Copyright 2008-2012 Freescale Semiconductor, Inc.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of Freescale Semiconductor nor the
* names of its contributors may be used to endorse or promote products
* derived from this software without specific prior written permission.
*
*
* ALTERNATIVELY, this software may be distributed under the terms of the
* GNU General Public License ("GPL") as published by the Free Software
* Foundation, either version 2 of that License or (at your option) any
* later version.
*
* THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
* EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#include "qman_low.h"
/* Compilation constants */
#define DQRR_MAXFILL 15
#define EQCR_ITHRESH 4 /* if EQCR congests, interrupt threshold */
#define IRQNAME "QMan portal %d"
#define MAX_IRQNAME 16 /* big enough for "QMan portal %d" */
/* Divide 'n' by 'd', rounding down if 'r' is negative, rounding up if it's
* positive, and rounding to the closest value if it's zero. NB, this macro
* implicitly upgrades parameters to unsigned 64-bit, so feed it with types
* that are compatible with this. NB, these arguments should not be expressions
* unless it is safe for them to be evaluated multiple times. Eg. do not pass
* in "some_value++" as a parameter to the macro! */
#define ROUNDING(n, d, r) \
(((r) < 0) ? div64_u64((n), (d)) : \
(((r) > 0) ? div64_u64(((n) + (d) - 1), (d)) : \
div64_u64(((n) + ((d) / 2)), (d))))
/* Lock/unlock frame queues, subject to the "LOCKED" flag. This is about
* inter-processor locking only. Note, FQLOCK() is always called either under a
* local_irq_save() or from interrupt context - hence there's no need for irq
* protection (and indeed, attempting to nest irq-protection doesn't work, as
* the "irq en/disable" machinery isn't recursive...). */
#define FQLOCK(fq) \
do { \
struct qman_fq *__fq478 = (fq); \
if (fq_isset(__fq478, QMAN_FQ_FLAG_LOCKED)) \
spin_lock(&__fq478->fqlock); \
} while(0)
#define FQUNLOCK(fq) \
do { \
struct qman_fq *__fq478 = (fq); \
if (fq_isset(__fq478, QMAN_FQ_FLAG_LOCKED)) \
spin_unlock(&__fq478->fqlock); \
} while(0)
static inline void fq_set(struct qman_fq *fq, u32 mask)
{
set_bits(mask, &fq->flags);
}
static inline void fq_clear(struct qman_fq *fq, u32 mask)
{
clear_bits(mask, &fq->flags);
}
static inline int fq_isset(struct qman_fq *fq, u32 mask)
{
return fq->flags & mask;
}
static inline int fq_isclear(struct qman_fq *fq, u32 mask)
{
return !(fq->flags & mask);
}
struct qman_portal {
struct qm_portal p;
unsigned long bits; /* PORTAL_BITS_*** - dynamic, strictly internal */
unsigned long irq_sources;
u32 slowpoll; /* only used when interrupts are off */
struct qman_fq *vdqcr_owned; /* only 1 volatile dequeue at a time */
#ifdef CONFIG_FSL_DPA_CAN_WAIT_SYNC
struct qman_fq *eqci_owned; /* only 1 enqueue WAIT_SYNC at a time */
#endif
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
raw_spinlock_t sharing_lock; /* only used if is_shared */
int is_shared;
struct qman_portal *sharing_redirect;
#endif
u32 sdqcr;
int dqrr_disable_ref;
/* A portal-specific handler for DCP ERNs. If this is NULL, the global
* handler is called instead. */
qman_cb_dc_ern cb_dc_ern;
/* When the cpu-affine portal is activated, this is non-NULL */
const struct qm_portal_config *config;
/* This is needed for providing a non-NULL device to dma_map_***() */
struct platform_device *pdev;
struct dpa_rbtree retire_table;
char irqname[MAX_IRQNAME];
/* 2-element array. cgrs[0] is mask, cgrs[1] is snapshot. */
struct qman_cgrs *cgrs;
/* linked-list of CSCN handlers. */
struct list_head cgr_cbs;
/* list lock */
spinlock_t cgr_lock;
/* 2-element array. ccgrs[0] is mask, ccgrs[1] is snapshot. */
struct qman_ccgrs *ccgrs[QMAN_CEETM_MAX];
/* 256-element array, each is a linked-list of CCSCN handlers. */
struct list_head ccgr_cbs[QMAN_CEETM_MAX];
/* list lock */
spinlock_t ccgr_lock;
/* track if memory was allocated by the driver */
u8 alloced;
};
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
#define PORTAL_IRQ_LOCK(p, irqflags) \
do { \
if ((p)->is_shared) \
raw_spin_lock_irqsave(&(p)->sharing_lock, irqflags); \
else \
local_irq_save(irqflags); \
} while (0)
#define PORTAL_IRQ_UNLOCK(p, irqflags) \
do { \
if ((p)->is_shared) \
raw_spin_unlock_irqrestore(&(p)->sharing_lock, \
irqflags); \
else \
local_irq_restore(irqflags); \
} while (0)
#else
#define PORTAL_IRQ_LOCK(p, irqflags) local_irq_save(irqflags)
#define PORTAL_IRQ_UNLOCK(p, irqflags) local_irq_restore(irqflags)
#endif
/* Global handler for DCP ERNs. Used when the portal receiving the message does
* not have a portal-specific handler. */
static qman_cb_dc_ern cb_dc_ern;
static cpumask_t affine_mask;
static DEFINE_SPINLOCK(affine_mask_lock);
static u16 affine_channels[NR_CPUS];
static DEFINE_PER_CPU(struct qman_portal, qman_affine_portal);
/* "raw" gets the cpu-local struct whether it's a redirect or not. */
static inline struct qman_portal *get_raw_affine_portal(void)
{
return &get_cpu_var(qman_affine_portal);
}
/* For ops that can redirect, this obtains the portal to use */
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
static inline struct qman_portal *get_affine_portal(void)
{
struct qman_portal *p = get_raw_affine_portal();
if (p->sharing_redirect)
return p->sharing_redirect;
return p;
}
#else
#define get_affine_portal() get_raw_affine_portal()
#endif
/* For every "get", there must be a "put" */
static inline void put_affine_portal(void)
{
put_cpu_var(qman_affine_portal);
}
/* Exception: poll functions assume the caller is cpu-affine and in no risk of
* re-entrance, which are the two reasons we usually use the get/put_cpu_var()
* semantic - ie. to disable pre-emption. Some use-cases expect the execution
* context to remain as non-atomic during poll-triggered callbacks as it was
* when the poll API was first called (eg. NAPI), so we go out of our way in
* this case to not disable pre-emption. */
static inline struct qman_portal *get_poll_portal(void)
{
return &__get_cpu_var(qman_affine_portal);
}
#define put_poll_portal() do { ; } while (0)
/* This gives a FQID->FQ lookup to cover the fact that we can't directly demux
* retirement notifications (the fact they are sometimes h/w-consumed means that
* contextB isn't always a s/w demux - and as we can't know which case it is
* when looking at the notification, we have to use the slow lookup for all of
* them). NB, it's possible to have multiple FQ objects refer to the same FQID
* (though at most one of them should be the consumer), so this table isn't for
* all FQs - FQs are added when retirement commands are issued, and removed when
* they complete, which also massively reduces the size of this table. */
IMPLEMENT_DPA_RBTREE(fqtree, struct qman_fq, node, fqid);
/* This is what everything can wait on, even if it migrates to a different cpu
* to the one whose affine portal it is waiting on. */
static DECLARE_WAIT_QUEUE_HEAD(affine_queue);
static inline int table_push_fq(struct qman_portal *p, struct qman_fq *fq)
{
int ret = fqtree_push(&p->retire_table, fq);
if (ret)
pr_err("ERROR: double FQ-retirement %d\n", fq->fqid);
return ret;
}
static inline void table_del_fq(struct qman_portal *p, struct qman_fq *fq)
{
fqtree_del(&p->retire_table, fq);
}
static inline struct qman_fq *table_find_fq(struct qman_portal *p, u32 fqid)
{
return fqtree_find(&p->retire_table, fqid);
}
#ifdef CONFIG_FSL_QMAN_FQ_LOOKUP
static void **qman_fq_lookup_table;
static size_t qman_fq_lookup_table_size;
int qman_setup_fq_lookup_table(size_t num_entries)
{
num_entries++;
/* Allocate 1 more entry since the first entry is not used */
qman_fq_lookup_table = vmalloc((num_entries * sizeof(void *)));
if (!qman_fq_lookup_table) {
pr_err("QMan: Could not allocate fq lookup table\n");
return -ENOMEM;
}
memset(qman_fq_lookup_table, 0, num_entries * sizeof(void *));
qman_fq_lookup_table_size = num_entries;
pr_info("QMan: Allocated lookup table at %p, entry count %lu\n",
qman_fq_lookup_table,
(unsigned long)qman_fq_lookup_table_size);
return 0;
}
/* global structure that maintains fq object mapping */
static DEFINE_SPINLOCK(fq_hash_table_lock);
static int find_empty_fq_table_entry(u32 *entry, struct qman_fq *fq)
{
u32 i;
spin_lock(&fq_hash_table_lock);
/* Can't use index zero because this has special meaning
* in context_b field. */
for (i = 1; i < qman_fq_lookup_table_size; i++) {
if (qman_fq_lookup_table[i] == NULL) {
*entry = i;
qman_fq_lookup_table[i] = fq;
spin_unlock(&fq_hash_table_lock);
return 0;
}
}
spin_unlock(&fq_hash_table_lock);
return -ENOMEM;
}
static void clear_fq_table_entry(u32 entry)
{
spin_lock(&fq_hash_table_lock);
BUG_ON(entry >= qman_fq_lookup_table_size);
qman_fq_lookup_table[entry] = NULL;
spin_unlock(&fq_hash_table_lock);
}
static inline struct qman_fq *get_fq_table_entry(u32 entry)
{
BUG_ON(entry >= qman_fq_lookup_table_size);
return qman_fq_lookup_table[entry];
}
#endif
/* In the case that slow- and fast-path handling are both done by qman_poll()
* (ie. because there is no interrupt handling), we ought to balance how often
* we do the fast-path poll versus the slow-path poll. We'll use two decrementer
* sources, so we call the fast poll 'n' times before calling the slow poll
* once. The idle decrementer constant is used when the last slow-poll detected
* no work to do, and the busy decrementer constant when the last slow-poll had
* work to do. */
#define SLOW_POLL_IDLE 1000
#define SLOW_POLL_BUSY 10
static u32 __poll_portal_slow(struct qman_portal *p, u32 is);
static inline unsigned int __poll_portal_fast(struct qman_portal *p,
unsigned int poll_limit);
/* Portal interrupt handler */
static irqreturn_t portal_isr(__always_unused int irq, void *ptr)
{
struct qman_portal *p = ptr;
/*
* The CSCI/CCSCI source is cleared inside __poll_portal_slow(), because
* it could race against a Query Congestion State command also given
* as part of the handling of this interrupt source. We mustn't
* clear it a second time in this top-level function.
*/
u32 clear = QM_DQAVAIL_MASK | (p->irq_sources & ~QM_PIRQ_CSCI) |
(p->irq_sources & ~QM_PIRQ_CCSCI);
u32 is = qm_isr_status_read(&p->p) & p->irq_sources;
/* DQRR-handling if it's interrupt-driven */
if (is & QM_PIRQ_DQRI)
__poll_portal_fast(p, CONFIG_FSL_QMAN_POLL_LIMIT);
/* Handling of anything else that's interrupt-driven */
clear |= __poll_portal_slow(p, is);
qm_isr_status_clear(&p->p, clear);
return IRQ_HANDLED;
}
/* This inner version is used privately by qman_create_affine_portal(), as well
* as by the exported qman_stop_dequeues(). */
static inline void qman_stop_dequeues_ex(struct qman_portal *p)
{
unsigned long irqflags __maybe_unused;
PORTAL_IRQ_LOCK(p, irqflags);
if (!(p->dqrr_disable_ref++))
qm_dqrr_set_maxfill(&p->p, 0);
PORTAL_IRQ_UNLOCK(p, irqflags);
}
static int drain_mr_fqrni(struct qm_portal *p)
{
const struct qm_mr_entry *msg;
loop:
msg = qm_mr_current(p);
if (!msg) {
/* if MR was full and h/w had other FQRNI entries to produce, we
* need to allow it time to produce those entries once the
* existing entries are consumed. A worst-case situation
* (fully-loaded system) means h/w sequencers may have to do 3-4
* other things before servicing the portal's MR pump, each of
* which (if slow) may take ~50 qman cycles (which is ~200
* processor cycles). So rounding up and then multiplying this
* worst-case estimate by a factor of 10, just to be
* ultra-paranoid, goes as high as 10,000 cycles. NB, we consume
* one entry at a time, so h/w has an opportunity to produce new
* entries well before the ring has been fully consumed, so
* we're being *really* paranoid here. */
u64 now, then = mfatb();
do {
now = mfatb();
} while ((then + 10000) > now);
msg = qm_mr_current(p);
if (!msg)
return 0;
}
if ((msg->verb & QM_MR_VERB_TYPE_MASK) != QM_MR_VERB_FQRNI) {
/* We aren't draining anything but FQRNIs */
pr_err("QMan found verb 0x%x in MR\n", msg->verb);
return -1;
}
qm_mr_next(p);
qm_mr_cci_consume(p, 1);
goto loop;
}
struct qman_portal *qman_create_portal(
struct qman_portal *portal,
const struct qm_portal_config *config,
const struct qman_cgrs *cgrs)
{
struct qm_portal *__p;
char buf[16];
int ret;
u32 isdr;
if (!portal) {
portal = kmalloc(sizeof(*portal), GFP_KERNEL);
portal->alloced = 1;
} else
portal->alloced = 0;
__p = &portal->p;
/* prep the low-level portal struct with the mapped addresses from the
* config, everything that follows depends on it and "config" is more
* for (de)reference... */
__p->addr.addr_ce = config->addr_virt[DPA_PORTAL_CE];
__p->addr.addr_ci = config->addr_virt[DPA_PORTAL_CI];
if (qm_eqcr_init(__p, qm_eqcr_pvb, qm_eqcr_cce)) {
pr_err("Qman EQCR initialisation failed\n");
goto fail_eqcr;
}
if (qm_dqrr_init(__p, config, qm_dqrr_dpush, qm_dqrr_pvb,
qm_dqrr_cdc, DQRR_MAXFILL)) {
pr_err("Qman DQRR initialisation failed\n");
goto fail_dqrr;
}
if (qm_mr_init(__p, qm_mr_pvb, qm_mr_cci)) {
pr_err("Qman MR initialisation failed\n");
goto fail_mr;
}
if (qm_mc_init(__p)) {
pr_err("Qman MC initialisation failed\n");
goto fail_mc;
}
if (qm_isr_init(__p)) {
pr_err("Qman ISR initialisation failed\n");
goto fail_isr;
}
/* static interrupt-gating controls */
qm_dqrr_set_ithresh(__p, CONFIG_FSL_QMAN_PIRQ_DQRR_ITHRESH);
qm_mr_set_ithresh(__p, CONFIG_FSL_QMAN_PIRQ_MR_ITHRESH);
qm_isr_set_iperiod(__p, CONFIG_FSL_QMAN_PIRQ_IPERIOD);
portal->cgrs = kmalloc(2 * sizeof(*cgrs), GFP_KERNEL);
if (!portal->cgrs)
goto fail_cgrs;
/* initial snapshot is no-depletion */
qman_cgrs_init(&portal->cgrs[1]);
if (cgrs)
portal->cgrs[0] = *cgrs;
else
/* if the given mask is NULL, assume all CGRs can be seen */
qman_cgrs_fill(&portal->cgrs[0]);
INIT_LIST_HEAD(&portal->cgr_cbs);
spin_lock_init(&portal->cgr_lock);
if (num_ceetms) {
for (ret = 0; ret < num_ceetms; ret++) {
portal->ccgrs[ret] = kmalloc(2 *
sizeof(struct qman_ccgrs), GFP_KERNEL);
if (!portal->ccgrs[ret])
goto fail_ccgrs;
qman_ccgrs_init(&portal->ccgrs[ret][1]);
qman_ccgrs_fill(&portal->ccgrs[ret][0]);
INIT_LIST_HEAD(&portal->ccgr_cbs[ret]);
}
}
spin_lock_init(&portal->ccgr_lock);
portal->bits = 0;
portal->slowpoll = 0;
#ifdef CONFIG_FSL_DPA_CAN_WAIT_SYNC
portal->eqci_owned = NULL;
#endif
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
raw_spin_lock_init(&portal->sharing_lock);
portal->is_shared = config->public_cfg.is_shared;
portal->sharing_redirect = NULL;
#endif
portal->sdqcr = QM_SDQCR_SOURCE_CHANNELS | QM_SDQCR_COUNT_UPTO3 |
QM_SDQCR_DEDICATED_PRECEDENCE | QM_SDQCR_TYPE_PRIO_QOS |
QM_SDQCR_TOKEN_SET(0xab) | QM_SDQCR_CHANNELS_DEDICATED;
portal->dqrr_disable_ref = 0;
portal->cb_dc_ern = NULL;
sprintf(buf, "qportal-%d", config->public_cfg.channel);
portal->pdev = platform_device_alloc(buf, -1);
if (!portal->pdev)
goto fail_devalloc;
if (dma_set_mask(&portal->pdev->dev, DMA_BIT_MASK(40)))
goto fail_devadd;
ret = platform_device_add(portal->pdev);
if (ret)
goto fail_devadd;
dpa_rbtree_init(&portal->retire_table);
isdr = 0xffffffff;
qm_isr_disable_write(__p, isdr);
portal->irq_sources = 0;
qm_isr_enable_write(__p, portal->irq_sources);
qm_isr_status_clear(__p, 0xffffffff);
snprintf(portal->irqname, MAX_IRQNAME, IRQNAME, config->public_cfg.cpu);
if (request_irq(config->public_cfg.irq, portal_isr, 0, portal->irqname,
portal)) {
pr_err("request_irq() failed\n");
goto fail_irq;
}
if ((config->public_cfg.cpu != -1) &&
irq_can_set_affinity(config->public_cfg.irq) &&
irq_set_affinity(config->public_cfg.irq,
cpumask_of(config->public_cfg.cpu))) {
pr_err("irq_set_affinity() failed\n");
goto fail_affinity;
}
/* Need EQCR to be empty before continuing */
isdr ^= QM_PIRQ_EQCI;
qm_isr_disable_write(__p, isdr);
ret = qm_eqcr_get_fill(__p);
if (ret) {
pr_err("Qman EQCR unclean\n");
goto fail_eqcr_empty;
}
isdr ^= (QM_PIRQ_DQRI | QM_PIRQ_MRI);
qm_isr_disable_write(__p, isdr);
if (qm_dqrr_current(__p) != NULL) {
pr_err("Qman DQRR unclean\n");
qm_dqrr_cdc_consume_n(__p, 0xffff);
}
if (qm_mr_current(__p) != NULL) {
/* special handling, drain just in case it's a few FQRNIs */
if (drain_mr_fqrni(__p)) {
const struct qm_mr_entry *e = qm_mr_current(__p);
pr_err("Qman MR unclean, MR VERB 0x%x, "
"rc 0x%x\n, addr 0x%x",
e->verb, e->ern.rc, e->ern.fd.addr_lo);
goto fail_dqrr_mr_empty;
}
}
/* Success */
portal->config = config;
qm_isr_disable_write(__p, 0);
qm_isr_uninhibit(__p);
/* Write a sane SDQCR */
qm_dqrr_sdqcr_set(__p, portal->sdqcr);
return portal;
fail_dqrr_mr_empty:
fail_eqcr_empty:
fail_affinity:
free_irq(config->public_cfg.irq, portal);
fail_irq:
platform_device_del(portal->pdev);
fail_devadd:
platform_device_put(portal->pdev);
fail_devalloc:
if (num_ceetms)
for (ret = 0; ret < num_ceetms; ret++)
kfree(portal->ccgrs[ret]);
fail_ccgrs:
if (portal->cgrs)
kfree(portal->cgrs);
fail_cgrs:
qm_isr_finish(__p);
fail_isr:
qm_mc_finish(__p);
fail_mc:
qm_mr_finish(__p);
fail_mr:
qm_dqrr_finish(__p);
fail_dqrr:
qm_eqcr_finish(__p);
fail_eqcr:
return NULL;
}
struct qman_portal *qman_create_affine_portal(
const struct qm_portal_config *config,
const struct qman_cgrs *cgrs)
{
struct qman_portal *res;
struct qman_portal *portal = get_raw_affine_portal();
/* A criteria for calling this function (from qman_driver.c) is that
* we're already affine to the cpu and won't schedule onto another cpu.
* This means we can put_affine_portal() and yet continue to use
* "portal", which in turn means aspects of this routine can sleep. */
put_affine_portal();
res = qman_create_portal(portal, config, cgrs);
if (res) {
spin_lock(&affine_mask_lock);
cpumask_set_cpu(config->public_cfg.cpu, &affine_mask);
affine_channels[config->public_cfg.cpu] =
config->public_cfg.channel;
spin_unlock(&affine_mask_lock);
}
return res;
}
/* These checks are BUG_ON()s because the driver is already supposed to avoid
* these cases. */
struct qman_portal *qman_create_affine_slave(struct qman_portal *redirect)
{
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
struct qman_portal *p = get_raw_affine_portal();
/* Check that we don't already have our own portal */
BUG_ON(p->config);
/* Check that we aren't already slaving to another portal */
BUG_ON(p->is_shared);
/* Check that 'redirect' is prepared to have us */
BUG_ON(!redirect->config->public_cfg.is_shared);
/* These are the only elements to initialise when redirecting */
p->irq_sources = 0;
p->sharing_redirect = redirect;
put_affine_portal();
return p;
#else
BUG();
return NULL;
#endif
}
void qman_destroy_portal(struct qman_portal *qm)
{
const struct qm_portal_config *pcfg;
int i;
/* Stop dequeues on the portal */
qm_dqrr_sdqcr_set(&qm->p, 0);
/* NB we do this to "quiesce" EQCR. If we add enqueue-completions or
* something related to QM_PIRQ_EQCI, this may need fixing.
* Also, due to the prefetching model used for CI updates in the enqueue
* path, this update will only invalidate the CI cacheline *after*
* working on it, so we need to call this twice to ensure a full update
* irrespective of where the enqueue processing was at when the teardown
* began. */
qm_eqcr_cce_update(&qm->p);
qm_eqcr_cce_update(&qm->p);
pcfg = qm->config;
free_irq(pcfg->public_cfg.irq, qm);
kfree(qm->cgrs);
if (num_ceetms)
for (i = 0; i < num_ceetms; i++)
kfree(qm->ccgrs[i]);
qm_isr_finish(&qm->p);
qm_mc_finish(&qm->p);
qm_mr_finish(&qm->p);
qm_dqrr_finish(&qm->p);
qm_eqcr_finish(&qm->p);
platform_device_del(qm->pdev);
platform_device_put(qm->pdev);
qm->config = NULL;
if (qm->alloced)
kfree(qm);
}
const struct qm_portal_config *qman_destroy_affine_portal(void)
{
/* We don't want to redirect if we're a slave, use "raw" */
struct qman_portal *qm = get_raw_affine_portal();
const struct qm_portal_config *pcfg;
int cpu;
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
if (qm->sharing_redirect) {
qm->sharing_redirect = NULL;
put_affine_portal();
return NULL;
}
qm->is_shared = 0;
#endif
pcfg = qm->config;
cpu = pcfg->public_cfg.cpu;
qman_destroy_portal(qm);
spin_lock(&affine_mask_lock);
cpumask_clear_cpu(cpu, &affine_mask);
spin_unlock(&affine_mask_lock);
put_affine_portal();
return pcfg;
}
const struct qman_portal_config *qman_get_portal_config(void)
{
struct qman_portal *p = get_affine_portal();
const struct qman_portal_config *ret = &p->config->public_cfg;
put_affine_portal();
return ret;
}
EXPORT_SYMBOL(qman_get_portal_config);
/* Inline helper to reduce nesting in __poll_portal_slow() */
static inline void fq_state_change(struct qman_portal *p, struct qman_fq *fq,
const struct qm_mr_entry *msg, u8 verb)
{
FQLOCK(fq);
switch(verb) {
case QM_MR_VERB_FQRL:
DPA_ASSERT(fq_isset(fq, QMAN_FQ_STATE_ORL));
fq_clear(fq, QMAN_FQ_STATE_ORL);
table_del_fq(p, fq);
break;
case QM_MR_VERB_FQRN:
DPA_ASSERT((fq->state == qman_fq_state_parked) ||
(fq->state == qman_fq_state_sched));
DPA_ASSERT(fq_isset(fq, QMAN_FQ_STATE_CHANGING));
fq_clear(fq, QMAN_FQ_STATE_CHANGING);
if (msg->fq.fqs & QM_MR_FQS_NOTEMPTY)
fq_set(fq, QMAN_FQ_STATE_NE);
if (msg->fq.fqs & QM_MR_FQS_ORLPRESENT)
fq_set(fq, QMAN_FQ_STATE_ORL);
else
table_del_fq(p, fq);
fq->state = qman_fq_state_retired;
break;
case QM_MR_VERB_FQPN:
DPA_ASSERT(fq->state == qman_fq_state_sched);
DPA_ASSERT(fq_isclear(fq, QMAN_FQ_STATE_CHANGING));
fq->state = qman_fq_state_parked;
}
FQUNLOCK(fq);
}
static u32 __poll_portal_slow(struct qman_portal *p, u32 is)
{
const struct qm_mr_entry *msg;
if (is & QM_PIRQ_CSCI) {
struct qman_cgrs rr, c;
struct qm_mc_result *mcr;
struct qman_cgr *cgr;
unsigned long irqflags __maybe_unused;
spin_lock_irqsave(&p->cgr_lock, irqflags);
/*
* The CSCI bit must be cleared _before_ issuing the
* Query Congestion State command, to ensure that a long
* CGR State Change callback cannot miss an intervening
* state change.
*/
qm_isr_status_clear(&p->p, QM_PIRQ_CSCI);
qm_mc_start(&p->p);
qm_mc_commit(&p->p, QM_MCC_VERB_QUERYCONGESTION);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
/* mask out the ones I'm not interested in */
qman_cgrs_and(&rr, (const struct qman_cgrs *)
&mcr->querycongestion.state, &p->cgrs[0]);
/* check previous snapshot for delta, enter/exit congestion */
qman_cgrs_xor(&c, &rr, &p->cgrs[1]);
/* update snapshot */
qman_cgrs_cp(&p->cgrs[1], &rr);
/* Invoke callback */
list_for_each_entry(cgr, &p->cgr_cbs, node)
if (cgr->cb && qman_cgrs_get(&c, cgr->cgrid))
cgr->cb(p, cgr, qman_cgrs_get(&rr, cgr->cgrid));
spin_unlock_irqrestore(&p->cgr_lock, irqflags);
}
if (is & QM_PIRQ_CCSCI) {
struct qman_ccgrs rr, c, congestion_result;
struct qm_mc_result *mcr;
struct qm_mc_command *mcc;
struct qm_ceetm_ccg *ccg;
unsigned long irqflags __maybe_unused;
int i, j;
spin_lock_irqsave(&p->ccgr_lock, irqflags);
/*
* The CCSCI bit must be cleared _before_ issuing the
* Query Congestion State command, to ensure that a long
* CCGR State Change callback cannot miss an intervening
* state change.
*/
qm_isr_status_clear(&p->p, QM_PIRQ_CCSCI);
for (i = 0; i < num_ceetms; i++) {
for (j = 0; j < 2; j++) {
mcc = qm_mc_start(&p->p);
mcc->ccgr_query.ccgrid =
CEETM_QUERY_CONGESTION_STATE | j;
mcc->ccgr_query.dcpid = i;
qm_mc_commit(&p->p, QM_CEETM_VERB_CCGR_QUERY);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
congestion_result.q[j] =
mcr->ccgr_query.congestion_state.state;
}
/* mask out the ones I'm not interested in */
qman_ccgrs_and(&rr, &congestion_result,
&p->ccgrs[i][0]);
/*
* check previous snapshot for delta, enter/exit
* congestion.
*/
qman_ccgrs_xor(&c, &rr, &p->ccgrs[i][1]);
/* update snapshot */
qman_ccgrs_cp(&p->ccgrs[i][1], &rr);
/* Invoke callback */
list_for_each_entry(ccg, &p->ccgr_cbs[i], cb_node)
if (ccg->cb && qman_ccgrs_get(&c,
(ccg->parent->idx << 4) | ccg->idx))
ccg->cb(ccg, ccg->cb_ctx,
qman_ccgrs_get(&rr,
(ccg->parent->idx << 4)
| ccg->idx));
}
spin_unlock_irqrestore(&p->ccgr_lock, irqflags);
}
#ifdef CONFIG_FSL_DPA_CAN_WAIT_SYNC
if (is & QM_PIRQ_EQCI) {
unsigned long irqflags;
PORTAL_IRQ_LOCK(p, irqflags);
p->eqci_owned = NULL;
PORTAL_IRQ_UNLOCK(p, irqflags);
wake_up(&affine_queue);
}
#endif
if (is & QM_PIRQ_EQRI) {
unsigned long irqflags __maybe_unused;
PORTAL_IRQ_LOCK(p, irqflags);
qm_eqcr_cce_update(&p->p);
qm_eqcr_set_ithresh(&p->p, 0);
PORTAL_IRQ_UNLOCK(p, irqflags);
wake_up(&affine_queue);
}
if (is & QM_PIRQ_MRI) {
struct qman_fq *fq;
u8 verb, num = 0;
mr_loop:
qm_mr_pvb_update(&p->p);
msg = qm_mr_current(&p->p);
if (!msg)
goto mr_done;
verb = msg->verb & QM_MR_VERB_TYPE_MASK;
/* The message is a software ERN iff the 0x20 bit is set */
if (verb & 0x20) {
switch (verb) {
case QM_MR_VERB_FQRNI:
/* nada, we drop FQRNIs on the floor */
break;
case QM_MR_VERB_FQRN:
case QM_MR_VERB_FQRL:
/* Lookup in the retirement table */
fq = table_find_fq(p, msg->fq.fqid);
BUG_ON(!fq);
fq_state_change(p, fq, msg, verb);
if (fq->cb.fqs)
fq->cb.fqs(p, fq, msg);
break;
case QM_MR_VERB_FQPN:
/* Parked */
#ifdef CONFIG_FSL_QMAN_FQ_LOOKUP
fq = get_fq_table_entry(msg->fq.contextB);
#else
fq = (void *)(uintptr_t)msg->fq.contextB;
#endif
fq_state_change(p, fq, msg, verb);
if (fq->cb.fqs)
fq->cb.fqs(p, fq, msg);
break;
case QM_MR_VERB_DC_ERN:
/* DCP ERN */
if (p->cb_dc_ern)
p->cb_dc_ern(p, msg);
else if (cb_dc_ern)
cb_dc_ern(p, msg);
else {
static int warn_once;
if (!warn_once) {
pr_crit("Leaking DCP ERNs!\n");
warn_once = 1;
}
}
break;
default:
pr_crit("Invalid MR verb 0x%02x\n", verb);
}
} else {
/* Its a software ERN */
#ifdef CONFIG_FSL_QMAN_FQ_LOOKUP
fq = get_fq_table_entry(msg->ern.tag);
#else
fq = (void *)(uintptr_t)msg->ern.tag;
#endif
fq->cb.ern(p, fq, msg);
}
num++;
qm_mr_next(&p->p);
goto mr_loop;
mr_done:
qm_mr_cci_consume(&p->p, num);
}
/*
* QM_PIRQ_CSCI/CCSCI has already been cleared, as part of its specific
* processing. If that interrupt source has meanwhile been re-asserted,
* we mustn't clear it here (or in the top-level interrupt handler).
*/
return is & (QM_PIRQ_EQCI | QM_PIRQ_EQRI | QM_PIRQ_MRI);
}
/* remove some slowish-path stuff from the "fast path" and make sure it isn't
* inlined. */
static noinline void clear_vdqcr(struct qman_portal *p, struct qman_fq *fq)
{
p->vdqcr_owned = NULL;
FQLOCK(fq);
fq_clear(fq, QMAN_FQ_STATE_VDQCR);
FQUNLOCK(fq);
wake_up(&affine_queue);
}
/* Look: no locks, no irq_save()s, no preempt_disable()s! :-) The only states
* that would conflict with other things if they ran at the same time on the
* same cpu are;
*
* (i) setting/clearing vdqcr_owned, and
* (ii) clearing the NE (Not Empty) flag.
*
* Both are safe. Because;
*
* (i) this clearing can only occur after qman_volatile_dequeue() has set the
* vdqcr_owned field (which it does before setting VDQCR), and
* qman_volatile_dequeue() blocks interrupts and preemption while this is
* done so that we can't interfere.
* (ii) the NE flag is only cleared after qman_retire_fq() has set it, and as
* with (i) that API prevents us from interfering until it's safe.
*
* The good thing is that qman_volatile_dequeue() and qman_retire_fq() run far
* less frequently (ie. per-FQ) than __poll_portal_fast() does, so the nett
* advantage comes from this function not having to "lock" anything at all.
*
* Note also that the callbacks are invoked at points which are safe against the
* above potential conflicts, but that this function itself is not re-entrant
* (this is because the function tracks one end of each FIFO in the portal and
* we do *not* want to lock that). So the consequence is that it is safe for
* user callbacks to call into any Qman API *except* qman_poll() (as that's the
* sole API that could be invoking the callback through this function).
*/
static inline unsigned int __poll_portal_fast(struct qman_portal *p,
unsigned int poll_limit)
{
const struct qm_dqrr_entry *dq;
struct qman_fq *fq;
enum qman_cb_dqrr_result res;
unsigned int limit = 0;
loop:
qm_dqrr_pvb_update(&p->p);
dq = qm_dqrr_current(&p->p);
if (!dq)
goto done;
if (dq->stat & QM_DQRR_STAT_UNSCHEDULED) {
/* VDQCR: don't trust contextB as the FQ may have been
* configured for h/w consumption and we're draining it
* post-retirement. */
fq = p->vdqcr_owned;
/* We only set QMAN_FQ_STATE_NE when retiring, so we only need
* to check for clearing it when doing volatile dequeues. It's
* one less thing to check in the critical path (SDQCR). */
if (dq->stat & QM_DQRR_STAT_FQ_EMPTY)
fq_clear(fq, QMAN_FQ_STATE_NE);
/* this is duplicated from the SDQCR code, but we have stuff to
* do before *and* after this callback, and we don't want
* multiple if()s in the critical path (SDQCR). */
res = fq->cb.dqrr(p, fq, dq);
if (res == qman_cb_dqrr_stop)
goto done;
/* Check for VDQCR completion */
if (dq->stat & QM_DQRR_STAT_DQCR_EXPIRED)
clear_vdqcr(p, fq);
} else {
/* SDQCR: contextB points to the FQ */
#ifdef CONFIG_FSL_QMAN_FQ_LOOKUP
fq = get_fq_table_entry(dq->contextB);
#else
fq = (void *)(uintptr_t)dq->contextB;
#endif
/* Now let the callback do its stuff */
res = fq->cb.dqrr(p, fq, dq);
/* The callback can request that we exit without consuming this
* entry nor advancing; */
if (res == qman_cb_dqrr_stop)
goto done;
}
/* Interpret 'dq' from a driver perspective. */
/* Parking isn't possible unless HELDACTIVE was set. NB,
* FORCEELIGIBLE implies HELDACTIVE, so we only need to
* check for HELDACTIVE to cover both. */
DPA_ASSERT((dq->stat & QM_DQRR_STAT_FQ_HELDACTIVE) ||
(res != qman_cb_dqrr_park));
/* Defer just means "skip it, I'll consume it myself later on" */
if (res != qman_cb_dqrr_defer)
qm_dqrr_cdc_consume_1ptr(&p->p, dq, (res == qman_cb_dqrr_park));
/* Move forward */
qm_dqrr_next(&p->p);
/* Entry processed and consumed, increment our counter. The callback can
* request that we exit after consuming the entry, and we also exit if
* we reach our processing limit, so loop back only if neither of these
* conditions is met. */
if ((++limit < poll_limit) && (res != qman_cb_dqrr_consume_stop))
goto loop;
done:
return limit;
}
u32 qman_irqsource_get(void)
{
/* "irqsource" and "poll" APIs mustn't redirect when sharing, they
* should shut the user out if they are not the primary CPU hosting the
* portal. That's why we use the "raw" interface. */
struct qman_portal *p = get_raw_affine_portal();
u32 ret = p->irq_sources & QM_PIRQ_VISIBLE;
put_affine_portal();
return ret;
}
EXPORT_SYMBOL(qman_irqsource_get);
int qman_irqsource_add(u32 bits __maybe_unused)
{
struct qman_portal *p = get_raw_affine_portal();
int ret = 0;
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
if (p->sharing_redirect)
ret = -EINVAL;
else
#endif
{
__maybe_unused unsigned long irqflags;
PORTAL_IRQ_LOCK(p, irqflags);
set_bits(bits & QM_PIRQ_VISIBLE, &p->irq_sources);
qm_isr_enable_write(&p->p, p->irq_sources);
PORTAL_IRQ_UNLOCK(p, irqflags);
}
put_affine_portal();
return ret;
}
EXPORT_SYMBOL(qman_irqsource_add);
int qman_irqsource_remove(u32 bits)
{
struct qman_portal *p = get_raw_affine_portal();
__maybe_unused unsigned long irqflags;
u32 ier;
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
if (p->sharing_redirect) {
put_affine_portal();
return -EINVAL;
}
#endif
/* Our interrupt handler only processes+clears status register bits that
* are in p->irq_sources. As we're trimming that mask, if one of them
* were to assert in the status register just before we remove it from
* the enable register, there would be an interrupt-storm when we
* release the IRQ lock. So we wait for the enable register update to
* take effect in h/w (by reading it back) and then clear all other bits
* in the status register. Ie. we clear them from ISR once it's certain
* IER won't allow them to reassert. */
PORTAL_IRQ_LOCK(p, irqflags);
bits &= QM_PIRQ_VISIBLE;
clear_bits(bits, &p->irq_sources);
qm_isr_enable_write(&p->p, p->irq_sources);
ier = qm_isr_enable_read(&p->p);
/* Using "~ier" (rather than "bits" or "~p->irq_sources") creates a
* data-dependency, ie. to protect against re-ordering. */
qm_isr_status_clear(&p->p, ~ier);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return 0;
}
EXPORT_SYMBOL(qman_irqsource_remove);
const cpumask_t *qman_affine_cpus(void)
{
return &affine_mask;
}
EXPORT_SYMBOL(qman_affine_cpus);
u16 qman_affine_channel(int cpu)
{
if (cpu < 0) {
struct qman_portal *portal = get_raw_affine_portal();
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
BUG_ON(portal->sharing_redirect);
#endif
cpu = portal->config->public_cfg.cpu;
put_affine_portal();
}
BUG_ON(!cpumask_test_cpu(cpu, &affine_mask));
return affine_channels[cpu];
}
EXPORT_SYMBOL(qman_affine_channel);
int qman_poll_dqrr(unsigned int limit)
{
struct qman_portal *p = get_poll_portal();
int ret;
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
if (unlikely(p->sharing_redirect))
ret = -EINVAL;
else
#endif
{
BUG_ON(p->irq_sources & QM_PIRQ_DQRI);
ret = __poll_portal_fast(p, limit);
}
put_poll_portal();
return ret;
}
EXPORT_SYMBOL(qman_poll_dqrr);
u32 qman_poll_slow(void)
{
struct qman_portal *p = get_poll_portal();
u32 ret;
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
if (unlikely(p->sharing_redirect))
ret = (u32)-1;
else
#endif
{
u32 is = qm_isr_status_read(&p->p) & ~p->irq_sources;
ret = __poll_portal_slow(p, is);
qm_isr_status_clear(&p->p, ret);
}
put_poll_portal();
return ret;
}
EXPORT_SYMBOL(qman_poll_slow);
/* Legacy wrapper */
void qman_poll(void)
{
struct qman_portal *p = get_poll_portal();
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
if (unlikely(p->sharing_redirect))
goto done;
#endif
if ((~p->irq_sources) & QM_PIRQ_SLOW) {
if (!(p->slowpoll--)) {
u32 is = qm_isr_status_read(&p->p) & ~p->irq_sources;
u32 active = __poll_portal_slow(p, is);
if (active) {
qm_isr_status_clear(&p->p, active);
p->slowpoll = SLOW_POLL_BUSY;
} else
p->slowpoll = SLOW_POLL_IDLE;
}
}
if ((~p->irq_sources) & QM_PIRQ_DQRI)
__poll_portal_fast(p, CONFIG_FSL_QMAN_POLL_LIMIT);
#ifdef CONFIG_FSL_DPA_PORTAL_SHARE
done:
#endif
put_poll_portal();
}
EXPORT_SYMBOL(qman_poll);
void qman_stop_dequeues(void)
{
struct qman_portal *p = get_affine_portal();
qman_stop_dequeues_ex(p);
put_affine_portal();
}
EXPORT_SYMBOL(qman_stop_dequeues);
void qman_start_dequeues(void)
{
struct qman_portal *p = get_affine_portal();
unsigned long irqflags __maybe_unused;
PORTAL_IRQ_LOCK(p, irqflags);
DPA_ASSERT(p->dqrr_disable_ref > 0);
if (!(--p->dqrr_disable_ref))
qm_dqrr_set_maxfill(&p->p, DQRR_MAXFILL);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
}
EXPORT_SYMBOL(qman_start_dequeues);
void qman_static_dequeue_add(u32 pools)
{
unsigned long irqflags __maybe_unused;
struct qman_portal *p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
pools &= p->config->public_cfg.pools;
p->sdqcr |= pools;
qm_dqrr_sdqcr_set(&p->p, p->sdqcr);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
}
EXPORT_SYMBOL(qman_static_dequeue_add);
void qman_static_dequeue_del(u32 pools)
{
struct qman_portal *p = get_affine_portal();
unsigned long irqflags __maybe_unused;
PORTAL_IRQ_LOCK(p, irqflags);
pools &= p->config->public_cfg.pools;
p->sdqcr &= ~pools;
qm_dqrr_sdqcr_set(&p->p, p->sdqcr);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
}
EXPORT_SYMBOL(qman_static_dequeue_del);
u32 qman_static_dequeue_get(void)
{
struct qman_portal *p = get_affine_portal();
u32 ret = p->sdqcr;
put_affine_portal();
return ret;
}
EXPORT_SYMBOL(qman_static_dequeue_get);
void qman_dca(struct qm_dqrr_entry *dq, int park_request)
{
struct qman_portal *p = get_affine_portal();
qm_dqrr_cdc_consume_1ptr(&p->p, dq, park_request);
put_affine_portal();
}
EXPORT_SYMBOL(qman_dca);
/*******************/
/* Frame queue API */
/*******************/
static const char *mcr_result_str(u8 result)
{
switch (result) {
case QM_MCR_RESULT_NULL:
return "QM_MCR_RESULT_NULL";
case QM_MCR_RESULT_OK:
return "QM_MCR_RESULT_OK";
case QM_MCR_RESULT_ERR_FQID:
return "QM_MCR_RESULT_ERR_FQID";
case QM_MCR_RESULT_ERR_FQSTATE:
return "QM_MCR_RESULT_ERR_FQSTATE";
case QM_MCR_RESULT_ERR_NOTEMPTY:
return "QM_MCR_RESULT_ERR_NOTEMPTY";
case QM_MCR_RESULT_PENDING:
return "QM_MCR_RESULT_PENDING";
case QM_MCR_RESULT_ERR_BADCOMMAND:
return "QM_MCR_RESULT_ERR_BADCOMMAND";
}
return "<unknown MCR result>";
}
int qman_create_fq(u32 fqid, u32 flags, struct qman_fq *fq)
{
struct qm_fqd fqd;
struct qm_mcr_queryfq_np np;
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
if (flags & QMAN_FQ_FLAG_DYNAMIC_FQID) {
int ret = qman_alloc_fqid(&fqid);
if (ret)
return ret;
}
spin_lock_init(&fq->fqlock);
fq->fqid = fqid;
fq->flags = flags;
fq->state = qman_fq_state_oos;
fq->cgr_groupid = 0;
#ifdef CONFIG_FSL_QMAN_FQ_LOOKUP
if (unlikely(find_empty_fq_table_entry(&fq->key, fq)))
return -ENOMEM;
#endif
if (!(flags & QMAN_FQ_FLAG_AS_IS) || (flags & QMAN_FQ_FLAG_NO_MODIFY))
return 0;
/* Everything else is AS_IS support */
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->queryfq.fqid = fqid;
qm_mc_commit(&p->p, QM_MCC_VERB_QUERYFQ);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_MCC_VERB_QUERYFQ);
if (mcr->result != QM_MCR_RESULT_OK) {
pr_err("QUERYFQ failed: %s\n", mcr_result_str(mcr->result));
goto err;
}
fqd = mcr->queryfq.fqd;
mcc = qm_mc_start(&p->p);
mcc->queryfq_np.fqid = fqid;
qm_mc_commit(&p->p, QM_MCC_VERB_QUERYFQ_NP);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_MCC_VERB_QUERYFQ_NP);
if (mcr->result != QM_MCR_RESULT_OK) {
pr_err("QUERYFQ_NP failed: %s\n", mcr_result_str(mcr->result));
goto err;
}
np = mcr->queryfq_np;
/* Phew, have queryfq and queryfq_np results, stitch together
* the FQ object from those. */
fq->cgr_groupid = fqd.cgid;
switch (np.state & QM_MCR_NP_STATE_MASK) {
case QM_MCR_NP_STATE_OOS:
break;
case QM_MCR_NP_STATE_RETIRED:
fq->state = qman_fq_state_retired;
if (np.frm_cnt)
fq_set(fq, QMAN_FQ_STATE_NE);
break;
case QM_MCR_NP_STATE_TEN_SCHED:
case QM_MCR_NP_STATE_TRU_SCHED:
case QM_MCR_NP_STATE_ACTIVE:
fq->state = qman_fq_state_sched;
if (np.state & QM_MCR_NP_STATE_R)
fq_set(fq, QMAN_FQ_STATE_CHANGING);
break;
case QM_MCR_NP_STATE_PARKED:
fq->state = qman_fq_state_parked;
break;
default:
DPA_ASSERT(NULL == "invalid FQ state");
}
if (fqd.fq_ctrl & QM_FQCTRL_CGE)
fq->state |= QMAN_FQ_STATE_CGR_EN;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return 0;
err:
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (flags & QMAN_FQ_FLAG_DYNAMIC_FQID)
qman_release_fqid(fqid);
return -EIO;
}
EXPORT_SYMBOL(qman_create_fq);
void qman_destroy_fq(struct qman_fq *fq, u32 flags __maybe_unused)
{
/* We don't need to lock the FQ as it is a pre-condition that the FQ be
* quiesced. Instead, run some checks. */
switch (fq->state) {
case qman_fq_state_parked:
DPA_ASSERT(flags & QMAN_FQ_DESTROY_PARKED);
case qman_fq_state_oos:
if (fq_isset(fq, QMAN_FQ_FLAG_DYNAMIC_FQID))
qman_release_fqid(fq->fqid);
#ifdef CONFIG_FSL_QMAN_FQ_LOOKUP
clear_fq_table_entry(fq->key);
#endif
return;
default:
break;
}
DPA_ASSERT(NULL == "qman_free_fq() on unquiesced FQ!");
}
EXPORT_SYMBOL(qman_destroy_fq);
u32 qman_fq_fqid(struct qman_fq *fq)
{
return fq->fqid;
}
EXPORT_SYMBOL(qman_fq_fqid);
void qman_fq_state(struct qman_fq *fq, enum qman_fq_state *state, u32 *flags)
{
if (state)
*state = fq->state;
if (flags)
*flags = fq->flags;
}
EXPORT_SYMBOL(qman_fq_state);
int qman_init_fq(struct qman_fq *fq, u32 flags, struct qm_mcc_initfq *opts)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res, myverb = (flags & QMAN_INITFQ_FLAG_SCHED) ?
QM_MCC_VERB_INITFQ_SCHED : QM_MCC_VERB_INITFQ_PARKED;
if ((fq->state != qman_fq_state_oos) &&
(fq->state != qman_fq_state_parked))
return -EINVAL;
#ifdef CONFIG_FSL_DPA_CHECKING
if (unlikely(fq_isset(fq, QMAN_FQ_FLAG_NO_MODIFY)))
return -EINVAL;
#endif
if (opts && (opts->we_mask & QM_INITFQ_WE_OAC)) {
/* OAC not supported on rev1.0 */
if (unlikely(qman_ip_rev == QMAN_REV10))
return -EINVAL;
/* And can't be set at the same time as TDTHRESH */
if (opts->we_mask & QM_INITFQ_WE_TDTHRESH)
return -EINVAL;
}
/* Issue an INITFQ_[PARKED|SCHED] management command */
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
FQLOCK(fq);
if (unlikely((fq_isset(fq, QMAN_FQ_STATE_CHANGING)) ||
((fq->state != qman_fq_state_oos) &&
(fq->state != qman_fq_state_parked)))) {
FQUNLOCK(fq);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return -EBUSY;
}
mcc = qm_mc_start(&p->p);
if (opts)
mcc->initfq = *opts;
mcc->initfq.fqid = fq->fqid;
mcc->initfq.count = 0;
/* If the FQ does *not* have the TO_DCPORTAL flag, contextB is set as a
* demux pointer. Otherwise, the caller-provided value is allowed to
* stand, don't overwrite it. */
if (fq_isclear(fq, QMAN_FQ_FLAG_TO_DCPORTAL)) {
dma_addr_t phys_fq;
mcc->initfq.we_mask |= QM_INITFQ_WE_CONTEXTB;
#ifdef CONFIG_FSL_QMAN_FQ_LOOKUP
mcc->initfq.fqd.context_b = fq->key;
#else
mcc->initfq.fqd.context_b = (u32)(uintptr_t)fq;
#endif
/* and the physical address - NB, if the user wasn't trying to
* set CONTEXTA, clear the stashing settings. */
if (!(mcc->initfq.we_mask & QM_INITFQ_WE_CONTEXTA)) {
mcc->initfq.we_mask |= QM_INITFQ_WE_CONTEXTA;
memset(&mcc->initfq.fqd.context_a, 0,
sizeof(mcc->initfq.fqd.context_a));
} else {
phys_fq = dma_map_single(&p->pdev->dev, fq, sizeof(*fq),
DMA_TO_DEVICE);
qm_fqd_stashing_set64(&mcc->initfq.fqd, phys_fq);
}
}
if (flags & QMAN_INITFQ_FLAG_LOCAL) {
mcc->initfq.fqd.dest.channel = p->config->public_cfg.channel;
if (!(mcc->initfq.we_mask & QM_INITFQ_WE_DESTWQ)) {
mcc->initfq.we_mask |= QM_INITFQ_WE_DESTWQ;
mcc->initfq.fqd.dest.wq = 4;
}
}
qm_mc_commit(&p->p, myverb);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == myverb);
res = mcr->result;
if (res != QM_MCR_RESULT_OK) {
FQUNLOCK(fq);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return -EIO;
}
if (opts) {
if (opts->we_mask & QM_INITFQ_WE_FQCTRL) {
if (opts->fqd.fq_ctrl & QM_FQCTRL_CGE)
fq_set(fq, QMAN_FQ_STATE_CGR_EN);
else
fq_clear(fq, QMAN_FQ_STATE_CGR_EN);
}
if (opts->we_mask & QM_INITFQ_WE_CGID)
fq->cgr_groupid = opts->fqd.cgid;
}
fq->state = (flags & QMAN_INITFQ_FLAG_SCHED) ?
qman_fq_state_sched : qman_fq_state_parked;
FQUNLOCK(fq);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return 0;
}
EXPORT_SYMBOL(qman_init_fq);
int qman_schedule_fq(struct qman_fq *fq)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
int ret = 0;
u8 res;
if (fq->state != qman_fq_state_parked)
return -EINVAL;
#ifdef CONFIG_FSL_DPA_CHECKING
if (unlikely(fq_isset(fq, QMAN_FQ_FLAG_NO_MODIFY)))
return -EINVAL;
#endif
/* Issue a ALTERFQ_SCHED management command */
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
FQLOCK(fq);
if (unlikely((fq_isset(fq, QMAN_FQ_STATE_CHANGING)) ||
(fq->state != qman_fq_state_parked))) {
ret = -EBUSY;
goto out;
}
mcc = qm_mc_start(&p->p);
mcc->alterfq.fqid = fq->fqid;
qm_mc_commit(&p->p, QM_MCC_VERB_ALTER_SCHED);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_MCR_VERB_ALTER_SCHED);
res = mcr->result;
if (res != QM_MCR_RESULT_OK) {
ret = -EIO;
goto out;
}
fq->state = qman_fq_state_sched;
out:
FQUNLOCK(fq);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return ret;
}
EXPORT_SYMBOL(qman_schedule_fq);
int qman_retire_fq(struct qman_fq *fq, u32 *flags)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
int rval;
u8 res;
if ((fq->state != qman_fq_state_parked) &&
(fq->state != qman_fq_state_sched))
return -EINVAL;
#ifdef CONFIG_FSL_DPA_CHECKING
if (unlikely(fq_isset(fq, QMAN_FQ_FLAG_NO_MODIFY)))
return -EINVAL;
#endif
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
FQLOCK(fq);
if (unlikely((fq_isset(fq, QMAN_FQ_STATE_CHANGING)) ||
(fq->state == qman_fq_state_retired) ||
(fq->state == qman_fq_state_oos))) {
rval = -EBUSY;
goto out;
}
rval = table_push_fq(p, fq);
if (rval)
goto out;
mcc = qm_mc_start(&p->p);
mcc->alterfq.fqid = fq->fqid;
qm_mc_commit(&p->p, QM_MCC_VERB_ALTER_RETIRE);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_MCR_VERB_ALTER_RETIRE);
res = mcr->result;
/* "Elegant" would be to treat OK/PENDING the same way; set CHANGING,
* and defer the flags until FQRNI or FQRN (respectively) show up. But
* "Friendly" is to process OK immediately, and not set CHANGING. We do
* friendly, otherwise the caller doesn't necessarily have a fully
* "retired" FQ on return even if the retirement was immediate. However
* this does mean some code duplication between here and
* fq_state_change(). */
if (likely(res == QM_MCR_RESULT_OK)) {
rval = 0;
/* Process 'fq' right away, we'll ignore FQRNI */
if (mcr->alterfq.fqs & QM_MCR_FQS_NOTEMPTY)
fq_set(fq, QMAN_FQ_STATE_NE);
if (mcr->alterfq.fqs & QM_MCR_FQS_ORLPRESENT)
fq_set(fq, QMAN_FQ_STATE_ORL);
else
table_del_fq(p, fq);
if (flags)
*flags = fq->flags;
fq->state = qman_fq_state_retired;
if (fq->cb.fqs) {
/* Another issue with supporting "immediate" retirement
* is that we're forced to drop FQRNIs, because by the
* time they're seen it may already be "too late" (the
* fq may have been OOS'd and free()'d already). But if
* the upper layer wants a callback whether it's
* immediate or not, we have to fake a "MR" entry to
* look like an FQRNI... */
struct qm_mr_entry msg;
msg.verb = QM_MR_VERB_FQRNI;
msg.fq.fqs = mcr->alterfq.fqs;
msg.fq.fqid = fq->fqid;
#ifdef CONFIG_FSL_QMAN_FQ_LOOKUP
msg.fq.contextB = fq->key;
#else
msg.fq.contextB = (u32)(uintptr_t)fq;
#endif
fq->cb.fqs(p, fq, &msg);
}
} else if (res == QM_MCR_RESULT_PENDING) {
rval = 1;
fq_set(fq, QMAN_FQ_STATE_CHANGING);
} else {
rval = -EIO;
table_del_fq(p, fq);
}
out:
FQUNLOCK(fq);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return rval;
}
EXPORT_SYMBOL(qman_retire_fq);
int qman_oos_fq(struct qman_fq *fq)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
int ret = 0;
u8 res;
if (fq->state != qman_fq_state_retired)
return -EINVAL;
#ifdef CONFIG_FSL_DPA_CHECKING
if (unlikely(fq_isset(fq, QMAN_FQ_FLAG_NO_MODIFY)))
return -EINVAL;
#endif
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
FQLOCK(fq);
if (unlikely((fq_isset(fq, QMAN_FQ_STATE_BLOCKOOS)) ||
(fq->state != qman_fq_state_retired))) {
ret = -EBUSY;
goto out;
}
mcc = qm_mc_start(&p->p);
mcc->alterfq.fqid = fq->fqid;
qm_mc_commit(&p->p, QM_MCC_VERB_ALTER_OOS);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_MCR_VERB_ALTER_OOS);
res = mcr->result;
if (res != QM_MCR_RESULT_OK) {
ret = -EIO;
goto out;
}
fq->state = qman_fq_state_oos;
out:
FQUNLOCK(fq);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return ret;
}
EXPORT_SYMBOL(qman_oos_fq);
int qman_fq_flow_control(struct qman_fq *fq, int xon)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
int ret = 0;
u8 res;
u8 myverb;
if ((fq->state == qman_fq_state_oos) ||
(fq->state == qman_fq_state_retired) ||
(fq->state == qman_fq_state_parked))
return -EINVAL;
#ifdef CONFIG_FSL_DPA_CHECKING
if (unlikely(fq_isset(fq, QMAN_FQ_FLAG_NO_MODIFY)))
return -EINVAL;
#endif
/* Issue a ALTER_FQXON or ALTER_FQXOFF management command */
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
FQLOCK(fq);
if (unlikely((fq_isset(fq, QMAN_FQ_STATE_CHANGING)) ||
(fq->state == qman_fq_state_parked) ||
(fq->state == qman_fq_state_oos) ||
(fq->state == qman_fq_state_retired))) {
ret = -EBUSY;
goto out;
}
mcc = qm_mc_start(&p->p);
mcc->alterfq.fqid = fq->fqid;
mcc->alterfq.count = 0;
myverb = xon ? QM_MCC_VERB_ALTER_FQXON : QM_MCC_VERB_ALTER_FQXOFF;
qm_mc_commit(&p->p, myverb);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == myverb);
res = mcr->result;
if (res != QM_MCR_RESULT_OK) {
ret = -EIO;
goto out;
}
out:
FQUNLOCK(fq);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return ret;
}
EXPORT_SYMBOL(qman_fq_flow_control);
int qman_query_fq(struct qman_fq *fq, struct qm_fqd *fqd)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p = get_affine_portal();
unsigned long irqflags __maybe_unused;
u8 res;
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->queryfq.fqid = fq->fqid;
qm_mc_commit(&p->p, QM_MCC_VERB_QUERYFQ);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_MCR_VERB_QUERYFQ);
res = mcr->result;
if (res == QM_MCR_RESULT_OK)
*fqd = mcr->queryfq.fqd;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK)
return -EIO;
return 0;
}
EXPORT_SYMBOL(qman_query_fq);
int qman_query_fq_np(struct qman_fq *fq, struct qm_mcr_queryfq_np *np)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p = get_affine_portal();
unsigned long irqflags __maybe_unused;
u8 res;
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->queryfq.fqid = fq->fqid;
qm_mc_commit(&p->p, QM_MCC_VERB_QUERYFQ_NP);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_MCR_VERB_QUERYFQ_NP);
res = mcr->result;
if (res == QM_MCR_RESULT_OK)
*np = mcr->queryfq_np;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK)
return -EIO;
return 0;
}
EXPORT_SYMBOL(qman_query_fq_np);
int qman_query_wq(u8 query_dedicated, struct qm_mcr_querywq *wq)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p = get_affine_portal();
unsigned long irqflags __maybe_unused;
u8 res, myverb;
PORTAL_IRQ_LOCK(p, irqflags);
myverb = (query_dedicated) ? QM_MCR_VERB_QUERYWQ_DEDICATED :
QM_MCR_VERB_QUERYWQ;
mcc = qm_mc_start(&p->p);
mcc->querywq.channel.id = wq->channel.id;
qm_mc_commit(&p->p, myverb);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == myverb);
res = mcr->result;
if (res == QM_MCR_RESULT_OK)
*wq = mcr->querywq;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("QUERYWQ failed: %s\n", mcr_result_str(res));
return -EIO;
}
return 0;
}
EXPORT_SYMBOL(qman_query_wq);
int qman_testwrite_cgr(struct qman_cgr *cgr, u64 i_bcnt,
struct qm_mcr_cgrtestwrite *result)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p = get_affine_portal();
unsigned long irqflags __maybe_unused;
u8 res;
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->cgrtestwrite.cgid = cgr->cgrid;
mcc->cgrtestwrite.i_bcnt_hi = (u8)(i_bcnt >> 32);
mcc->cgrtestwrite.i_bcnt_lo = (u32)i_bcnt;
qm_mc_commit(&p->p, QM_MCC_VERB_CGRTESTWRITE);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_MCC_VERB_CGRTESTWRITE);
res = mcr->result;
if (res == QM_MCR_RESULT_OK)
*result = mcr->cgrtestwrite;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("CGR TEST WRITE failed: %s\n", mcr_result_str(res));
return -EIO;
}
return 0;
}
EXPORT_SYMBOL(qman_testwrite_cgr);
int qman_query_cgr(struct qman_cgr *cgr, struct qm_mcr_querycgr *cgrd)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p = get_affine_portal();
unsigned long irqflags __maybe_unused;
u8 res;
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->querycgr.cgid = cgr->cgrid;
qm_mc_commit(&p->p, QM_MCC_VERB_QUERYCGR);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_MCC_VERB_QUERYCGR);
res = mcr->result;
if (res == QM_MCR_RESULT_OK)
*cgrd = mcr->querycgr;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("QUERY_CGR failed: %s\n", mcr_result_str(res));
return -EIO;
}
return 0;
}
EXPORT_SYMBOL(qman_query_cgr);
int qman_query_congestion(struct qm_mcr_querycongestion *congestion)
{
struct qm_mc_result *mcr;
struct qman_portal *p = get_affine_portal();
unsigned long irqflags __maybe_unused;
u8 res;
PORTAL_IRQ_LOCK(p, irqflags);
qm_mc_start(&p->p);
qm_mc_commit(&p->p, QM_MCC_VERB_QUERYCONGESTION);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) ==
QM_MCC_VERB_QUERYCONGESTION);
res = mcr->result;
if (res == QM_MCR_RESULT_OK)
*congestion = mcr->querycongestion;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("QUERY_CONGESTION failed: %s\n", mcr_result_str(res));
return -EIO;
}
return 0;
}
EXPORT_SYMBOL(qman_query_congestion);
/* internal function used as a wait_event() expression */
static int set_vdqcr(struct qman_portal **p, struct qman_fq *fq, u32 vdqcr)
{
unsigned long irqflags __maybe_unused;
int ret = -EBUSY;
*p = get_affine_portal();
PORTAL_IRQ_LOCK(*p, irqflags);
if (!(*p)->vdqcr_owned) {
FQLOCK(fq);
if (fq_isset(fq, QMAN_FQ_STATE_VDQCR))
goto escape;
fq_set(fq, QMAN_FQ_STATE_VDQCR);
FQUNLOCK(fq);
(*p)->vdqcr_owned = fq;
ret = 0;
}
escape:
PORTAL_IRQ_UNLOCK(*p, irqflags);
if (!ret)
qm_dqrr_vdqcr_set(&(*p)->p, vdqcr);
put_affine_portal();
return ret;
}
#ifdef CONFIG_FSL_DPA_CAN_WAIT
static int wait_vdqcr_start(struct qman_portal **p, struct qman_fq *fq,
u32 vdqcr, u32 flags)
{
int ret = 0;
if (flags & QMAN_VOLATILE_FLAG_WAIT_INT)
ret = wait_event_interruptible(affine_queue,
!(ret = set_vdqcr(p, fq, vdqcr)));
else
wait_event(affine_queue, !(ret = set_vdqcr(p, fq, vdqcr)));
return ret;
}
#endif
int qman_volatile_dequeue(struct qman_fq *fq, u32 flags __maybe_unused,
u32 vdqcr)
{
struct qman_portal *p;
int ret;
if ((fq->state != qman_fq_state_parked) &&
(fq->state != qman_fq_state_retired))
return -EINVAL;
if (vdqcr & QM_VDQCR_FQID_MASK)
return -EINVAL;
if (fq_isset(fq, QMAN_FQ_STATE_VDQCR))
return -EBUSY;
vdqcr = (vdqcr & ~QM_VDQCR_FQID_MASK) | fq->fqid;
#ifdef CONFIG_FSL_DPA_CAN_WAIT
if (flags & QMAN_VOLATILE_FLAG_WAIT)
ret = wait_vdqcr_start(&p, fq, vdqcr, flags);
else
#endif
ret = set_vdqcr(&p, fq, vdqcr);
if (ret)
return ret;
/* VDQCR is set */
#ifdef CONFIG_FSL_DPA_CAN_WAIT
if (flags & QMAN_VOLATILE_FLAG_FINISH) {
if (flags & QMAN_VOLATILE_FLAG_WAIT_INT)
/* NB: don't propagate any error - the caller wouldn't
* know whether the VDQCR was issued or not. A signal
* could arrive after returning anyway, so the caller
* can check signal_pending() if that's an issue. */
wait_event_interruptible(affine_queue,
!fq_isset(fq, QMAN_FQ_STATE_VDQCR));
else
wait_event(affine_queue,
!fq_isset(fq, QMAN_FQ_STATE_VDQCR));
}
#endif
return 0;
}
EXPORT_SYMBOL(qman_volatile_dequeue);
static noinline void update_eqcr_ci(struct qman_portal *p, u8 avail)
{
if (avail)
qm_eqcr_cce_prefetch(&p->p);
else
qm_eqcr_cce_update(&p->p);
}
int qman_eqcr_is_empty(void)
{
unsigned long irqflags __maybe_unused;
struct qman_portal *p = get_affine_portal();
u8 avail;
PORTAL_IRQ_LOCK(p, irqflags);
update_eqcr_ci(p, 0);
avail = qm_eqcr_get_fill(&p->p);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return (avail == 0);
}
EXPORT_SYMBOL(qman_eqcr_is_empty);
void qman_set_dc_ern(qman_cb_dc_ern handler, int affine)
{
if (affine) {
unsigned long irqflags __maybe_unused;
struct qman_portal *p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
p->cb_dc_ern = handler;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
} else
cb_dc_ern = handler;
}
EXPORT_SYMBOL(qman_set_dc_ern);
static inline struct qm_eqcr_entry *try_eq_start(struct qman_portal **p,
unsigned long *irqflags __maybe_unused,
struct qman_fq *fq,
const struct qm_fd *fd,
u32 flags)
{
struct qm_eqcr_entry *eq;
u8 avail;
*p = get_affine_portal();
PORTAL_IRQ_LOCK(*p, (*irqflags));
#ifdef CONFIG_FSL_DPA_CAN_WAIT_SYNC
if (unlikely((flags & QMAN_ENQUEUE_FLAG_WAIT) &&
(flags & QMAN_ENQUEUE_FLAG_WAIT_SYNC))) {
if ((*p)->eqci_owned) {
PORTAL_IRQ_UNLOCK(*p, (*irqflags));
put_affine_portal();
return NULL;
}
(*p)->eqci_owned = fq;
}
#endif
avail = qm_eqcr_get_avail(&(*p)->p);
if (avail < 2)
update_eqcr_ci(*p, avail);
eq = qm_eqcr_start(&(*p)->p);
if (unlikely(!eq)) {
#ifdef CONFIG_FSL_DPA_CAN_WAIT_SYNC
if (unlikely((flags & QMAN_ENQUEUE_FLAG_WAIT) &&
(flags & QMAN_ENQUEUE_FLAG_WAIT_SYNC)))
(*p)->eqci_owned = NULL;
#endif
PORTAL_IRQ_UNLOCK(*p, (*irqflags));
put_affine_portal();
return NULL;
}
if (flags & QMAN_ENQUEUE_FLAG_DCA)
eq->dca = QM_EQCR_DCA_ENABLE |
((flags & QMAN_ENQUEUE_FLAG_DCA_PARK) ?
QM_EQCR_DCA_PARK : 0) |
((flags >> 8) & QM_EQCR_DCA_IDXMASK);
eq->fqid = fq->fqid;
#ifdef CONFIG_FSL_QMAN_FQ_LOOKUP
eq->tag = fq->key;
#else
eq->tag = (u32)(uintptr_t)fq;
#endif
/* From p4080 rev1 -> rev2, the FD struct's address went from 48-bit to
* 40-bit but rev1 chips will still interpret it as 48-bit, meaning we
* have to scrub the upper 8-bits, just in case the user left noise in
* there. Doing this selectively via a run-time check of the h/w
* revision (as we do for most errata, for example) is too slow in this
* critical path code. The most inexpensive way to handle this is just
* to reinterpret the FD as 4 32-bit words and to mask the first word
* appropriately, irrespecitive of the h/w revision. The struct fields
* corresponding to this word are;
* u8 dd:2;
* u8 liodn_offset:6;
* u8 bpid;
* u8 eliodn_offset:4;
* u8 __reserved:4;
* u8 addr_hi;
* So we mask this word with 0xc0ff00ff, which implicitly scrubs out
* liodn_offset, eliodn_offset, and __reserved - the latter two fields
* are interpreted as the 8 msbits of the 48-bit address in the case of
* rev1.
*/
{
const u32 *src = (const u32 *)fd;
u32 *dest = (u32 *)&eq->fd;
dest[0] = src[0] & 0xc0ff00ff;
dest[1] = src[1];
dest[2] = src[2];
dest[3] = src[3];
}
return eq;
}
#ifdef CONFIG_FSL_DPA_CAN_WAIT
static noinline struct qm_eqcr_entry *__wait_eq_start(struct qman_portal **p,
unsigned long *irqflags __maybe_unused,
struct qman_fq *fq,
const struct qm_fd *fd,
u32 flags)
{
struct qm_eqcr_entry *eq = try_eq_start(p, irqflags, fq, fd, flags);
if (!eq)
qm_eqcr_set_ithresh(&(*p)->p, EQCR_ITHRESH);
return eq;
}
static noinline struct qm_eqcr_entry *wait_eq_start(struct qman_portal **p,
unsigned long *irqflags __maybe_unused,
struct qman_fq *fq,
const struct qm_fd *fd,
u32 flags)
{
struct qm_eqcr_entry *eq;
if (flags & QMAN_ENQUEUE_FLAG_WAIT_INT)
wait_event_interruptible(affine_queue,
(eq = __wait_eq_start(p, irqflags, fq, fd, flags)));
else
wait_event(affine_queue,
(eq = __wait_eq_start(p, irqflags, fq, fd, flags)));
return eq;
}
#endif
int qman_enqueue(struct qman_fq *fq, const struct qm_fd *fd, u32 flags)
{
struct qman_portal *p;
struct qm_eqcr_entry *eq;
unsigned long irqflags __maybe_unused;
#ifdef CONFIG_FSL_DPA_CAN_WAIT
if (flags & QMAN_ENQUEUE_FLAG_WAIT)
eq = wait_eq_start(&p, &irqflags, fq, fd, flags);
else
#endif
eq = try_eq_start(&p, &irqflags, fq, fd, flags);
if (!eq)
return -EBUSY;
/* Note: QM_EQCR_VERB_INTERRUPT == QMAN_ENQUEUE_FLAG_WAIT_SYNC */
qm_eqcr_pvb_commit(&p->p, QM_EQCR_VERB_CMD_ENQUEUE |
(flags & (QM_EQCR_VERB_COLOUR_MASK | QM_EQCR_VERB_INTERRUPT)));
/* Factor the below out, it's used from qman_enqueue_orp() too */
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
#ifdef CONFIG_FSL_DPA_CAN_WAIT_SYNC
if (unlikely((flags & QMAN_ENQUEUE_FLAG_WAIT) &&
(flags & QMAN_ENQUEUE_FLAG_WAIT_SYNC))) {
if (flags & QMAN_ENQUEUE_FLAG_WAIT_INT)
wait_event_interruptible(affine_queue,
(p->eqci_owned != fq));
else
wait_event(affine_queue, (p->eqci_owned != fq));
}
#endif
return 0;
}
EXPORT_SYMBOL(qman_enqueue);
int qman_enqueue_orp(struct qman_fq *fq, const struct qm_fd *fd, u32 flags,
struct qman_fq *orp, u16 orp_seqnum)
{
struct qman_portal *p;
struct qm_eqcr_entry *eq;
unsigned long irqflags __maybe_unused;
#ifdef CONFIG_FSL_DPA_CAN_WAIT
if (flags & QMAN_ENQUEUE_FLAG_WAIT)
eq = wait_eq_start(&p, &irqflags, fq, fd, flags);
else
#endif
eq = try_eq_start(&p, &irqflags, fq, fd, flags);
if (!eq)
return -EBUSY;
/* Process ORP-specifics here */
if (flags & QMAN_ENQUEUE_FLAG_NLIS)
orp_seqnum |= QM_EQCR_SEQNUM_NLIS;
else {
orp_seqnum &= ~QM_EQCR_SEQNUM_NLIS;
if (flags & QMAN_ENQUEUE_FLAG_NESN)
orp_seqnum |= QM_EQCR_SEQNUM_NESN;
else
/* No need to check 4 QMAN_ENQUEUE_FLAG_HOLE */
orp_seqnum &= ~QM_EQCR_SEQNUM_NESN;
}
eq->seqnum = orp_seqnum;
eq->orp = orp->fqid;
/* Note: QM_EQCR_VERB_INTERRUPT == QMAN_ENQUEUE_FLAG_WAIT_SYNC */
qm_eqcr_pvb_commit(&p->p, QM_EQCR_VERB_ORP |
((flags & (QMAN_ENQUEUE_FLAG_HOLE | QMAN_ENQUEUE_FLAG_NESN)) ?
0 : QM_EQCR_VERB_CMD_ENQUEUE) |
(flags & (QM_EQCR_VERB_COLOUR_MASK | QM_EQCR_VERB_INTERRUPT)));
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
#ifdef CONFIG_FSL_DPA_CAN_WAIT_SYNC
if (unlikely((flags & QMAN_ENQUEUE_FLAG_WAIT) &&
(flags & QMAN_ENQUEUE_FLAG_WAIT_SYNC))) {
if (flags & QMAN_ENQUEUE_FLAG_WAIT_INT)
wait_event_interruptible(affine_queue,
(p->eqci_owned != fq));
else
wait_event(affine_queue, (p->eqci_owned != fq));
}
#endif
return 0;
}
EXPORT_SYMBOL(qman_enqueue_orp);
int qman_modify_cgr(struct qman_cgr *cgr, u32 flags,
struct qm_mcc_initcgr *opts)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p = get_affine_portal();
unsigned long irqflags __maybe_unused;
u8 res;
u8 verb = QM_MCC_VERB_MODIFYCGR;
/* frame mode not supported on rev1.0 */
if (unlikely(qman_ip_rev == QMAN_REV10)) {
if (opts && (opts->we_mask & QM_CGR_WE_MODE) &&
opts->cgr.mode == QMAN_CGR_MODE_FRAME) {
put_affine_portal();
return -EIO;
}
}
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
if (opts)
mcc->initcgr = *opts;
mcc->initcgr.cgid = cgr->cgrid;
if (flags & QMAN_CGR_FLAG_USE_INIT)
verb = QM_MCC_VERB_INITCGR;
qm_mc_commit(&p->p, verb);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == verb);
res = mcr->result;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return (res == QM_MCR_RESULT_OK) ? 0 : -EIO;
}
EXPORT_SYMBOL(qman_modify_cgr);
#define TARG_MASK(n) (0x80000000 >> (n->config->public_cfg.channel - \
QM_CHANNEL_SWPORTAL0))
#define PORTAL_IDX(n) (n->config->public_cfg.channel - QM_CHANNEL_SWPORTAL0)
int qman_create_cgr(struct qman_cgr *cgr, u32 flags,
struct qm_mcc_initcgr *opts)
{
unsigned long irqflags __maybe_unused;
struct qm_mcr_querycgr cgr_state;
struct qm_mcc_initcgr local_opts;
int ret;
struct qman_portal *p;
/* We have to check that the provided CGRID is within the limits of the
* data-structures, for obvious reasons. However we'll let h/w take
* care of determining whether it's within the limits of what exists on
* the SoC. */
if (cgr->cgrid >= __CGR_NUM)
return -EINVAL;
p = get_affine_portal();
memset(&local_opts, 0, sizeof(struct qm_mcc_initcgr));
cgr->chan = p->config->public_cfg.channel;
spin_lock_irqsave(&p->cgr_lock, irqflags);
/* if no opts specified, just add it to the list */
if (!opts)
goto add_list;
ret = qman_query_cgr(cgr, &cgr_state);
if (ret)
goto release_lock;
if (opts)
local_opts = *opts;
if ((qman_ip_rev & 0xFF00) >= QMAN_REV30)
local_opts.cgr.cscn_targ_upd_ctrl =
QM_CGR_TARG_UDP_CTRL_WRITE_BIT | PORTAL_IDX(p);
else
/* Overwrite TARG */
local_opts.cgr.cscn_targ = cgr_state.cgr.cscn_targ |
TARG_MASK(p);
local_opts.we_mask |= QM_CGR_WE_CSCN_TARG;
/* send init if flags indicate so */
if (opts && (flags & QMAN_CGR_FLAG_USE_INIT))
ret = qman_modify_cgr(cgr, QMAN_CGR_FLAG_USE_INIT, &local_opts);
else
ret = qman_modify_cgr(cgr, 0, &local_opts);
if (ret)
goto release_lock;
add_list:
list_add(&cgr->node, &p->cgr_cbs);
/* Determine if newly added object requires its callback to be called */
ret = qman_query_cgr(cgr, &cgr_state);
if (ret) {
/* we can't go back, so proceed and return success, but screen
* and wail to the log file */
pr_crit("CGR HW state partially modified\n");
ret = 0;
goto release_lock;
}
if (cgr->cb && cgr_state.cgr.cscn_en && qman_cgrs_get(&p->cgrs[1],
cgr->cgrid))
cgr->cb(p, cgr, 1);
release_lock:
spin_unlock_irqrestore(&p->cgr_lock, irqflags);
put_affine_portal();
return ret;
}
EXPORT_SYMBOL(qman_create_cgr);
int qman_create_cgr_to_dcp(struct qman_cgr *cgr, u32 flags, u16 dcp_portal,
struct qm_mcc_initcgr *opts)
{
unsigned long irqflags __maybe_unused;
struct qm_mcc_initcgr local_opts;
int ret;
if ((qman_ip_rev & 0xFF00) < QMAN_REV30) {
pr_warning("This QMan version doesn't support to send CSCN to"
" DCP portal\n");
return -EINVAL;
}
/* We have to check that the provided CGRID is within the limits of the
* data-structures, for obvious reasons. However we'll let h/w take
* care of determining whether it's within the limits of what exists on
* the SoC.
*/
if (cgr->cgrid >= __CGR_NUM)
return -EINVAL;
memset(&local_opts, 0, sizeof(struct qm_mcc_initcgr));
if (opts)
local_opts = *opts;
local_opts.cgr.cscn_targ_upd_ctrl = QM_CGR_TARG_UDP_CTRL_WRITE_BIT |
QM_CGR_TARG_UDP_CTRL_DCP | dcp_portal;
local_opts.we_mask |= QM_CGR_WE_CSCN_TARG;
/* send init if flags indicate so */
if (opts && (flags & QMAN_CGR_FLAG_USE_INIT))
ret = qman_modify_cgr(cgr, QMAN_CGR_FLAG_USE_INIT,
&local_opts);
else
ret = qman_modify_cgr(cgr, 0, &local_opts);
return ret;
}
EXPORT_SYMBOL(qman_create_cgr_to_dcp);
int qman_delete_cgr(struct qman_cgr *cgr)
{
unsigned long irqflags __maybe_unused;
struct qm_mcr_querycgr cgr_state;
struct qm_mcc_initcgr local_opts;
int ret = 0;
struct qman_cgr *i;
struct qman_portal *p = get_affine_portal();
if (cgr->chan != p->config->public_cfg.channel) {
pr_crit("Attempting to delete cgr from different portal "
"than it was create: create 0x%x, delete 0x%x\n",
cgr->chan, p->config->public_cfg.channel);
ret = -EINVAL;
goto put_portal;
}
memset(&local_opts, 0, sizeof(struct qm_mcc_initcgr));
spin_lock_irqsave(&p->cgr_lock, irqflags);
list_del(&cgr->node);
/*
* If there are no other CGR objects for this CGRID in the list, update
* CSCN_TARG accordingly
*/
list_for_each_entry(i, &p->cgr_cbs, node)
if ((i->cgrid == cgr->cgrid) && i->cb)
goto release_lock;
ret = qman_query_cgr(cgr, &cgr_state);
if (ret) {
/* add back to the list */
list_add(&cgr->node, &p->cgr_cbs);
goto release_lock;
}
/* Overwrite TARG */
local_opts.we_mask = QM_CGR_WE_CSCN_TARG;
if ((qman_ip_rev & 0xFF00) >= QMAN_REV30)
local_opts.cgr.cscn_targ_upd_ctrl =
~QM_CGR_TARG_UDP_CTRL_WRITE_BIT | PORTAL_IDX(p);
else
local_opts.cgr.cscn_targ = cgr_state.cgr.cscn_targ &
~(TARG_MASK(p));
ret = qman_modify_cgr(cgr, 0, &local_opts);
if (ret)
/* add back to the list */
list_add(&cgr->node, &p->cgr_cbs);
release_lock:
spin_unlock_irqrestore(&p->cgr_lock, irqflags);
put_portal:
put_affine_portal();
return ret;
}
EXPORT_SYMBOL(qman_delete_cgr);
int qm_get_clock(u64 *clock_hz)
{
if (!qman_clk) {
pr_warning("Qman clock speed is unknown\n");
return -EINVAL;
}
*clock_hz = (u64)qman_clk;
return 0;
}
EXPORT_SYMBOL(qm_get_clock);
int qm_set_clock(u64 clock_hz)
{
if (qman_clk)
return -1;
qman_clk = (u32)clock_hz;
return 0;
}
EXPORT_SYMBOL(qm_set_clock);
/* CEETM management command */
int qman_ceetm_configure_lfqmt(struct qm_mcc_ceetm_lfqmt_config *opts)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->lfqmt_config = *opts;
qm_mc_commit(&p->p, QM_CEETM_VERB_LFQMT_CONFIG);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) ==
QM_CEETM_VERB_LFQMT_CONFIG);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
res = mcr->result;
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: CONFIGURE LFQMT failed\n");
return -EIO;
}
return 0;
}
int qman_ceetm_query_lfqmt(int lfqid,
struct qm_mcr_ceetm_lfqmt_query *lfqmt_query)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->lfqmt_query.lfqid = lfqid;
qm_mc_commit(&p->p, QM_CEETM_VERB_LFQMT_QUERY);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_CEETM_VERB_LFQMT_QUERY);
res = mcr->result;
if (res == QM_MCR_RESULT_OK)
*lfqmt_query = mcr->lfqmt_query;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: QUERY LFQMT failed\n");
return -EIO;
}
return 0;
}
int qman_ceetm_configure_cq(struct qm_mcc_ceetm_cq_config *opts)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->cq_config = *opts;
qm_mc_commit(&p->p, QM_CEETM_VERB_CQ_CONFIG);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
res = mcr->result;
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_CEETM_VERB_CQ_CONFIG);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: CONFIGURE CQ failed\n");
return -EIO;
}
return 0;
}
int qman_ceetm_query_cq(unsigned int cqid, unsigned int dcpid,
struct qm_mcr_ceetm_cq_query *cq_query)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->cq_query.cqid = cqid;
mcc->cq_query.dcpid = dcpid;
qm_mc_commit(&p->p, QM_CEETM_VERB_CQ_QUERY);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
res = mcr->result;
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_CEETM_VERB_CQ_QUERY);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: QUERY CQ failed\n");
return -EIO;
}
*cq_query = mcr->cq_query;
return 0;
}
int qman_ceetm_configure_dct(struct qm_mcc_ceetm_dct_config *opts)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->dct_config = *opts;
qm_mc_commit(&p->p, QM_CEETM_VERB_DCT_CONFIG);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_CEETM_VERB_DCT_CONFIG);
res = mcr->result;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: CONFIGURE DCT failed\n");
return -EIO;
}
return 0;
}
int qman_ceetm_query_dct(struct qm_mcc_ceetm_dct_query *opts,
struct qm_mcr_ceetm_dct_query *dct_query)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p = get_affine_portal();
unsigned long irqflags __maybe_unused;
u8 res;
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->dct_query = *opts;
qm_mc_commit(&p->p, QM_CEETM_VERB_DCT_QUERY);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_CEETM_VERB_DCT_QUERY);
res = mcr->result;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: QUERY DCT failed\n");
return -EIO;
}
*dct_query = mcr->dct_query;
return 0;
}
int qman_ceetm_configure_class_scheduler(
struct qm_mcc_ceetm_class_scheduler_config *opts)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->csch_config = *opts;
qm_mc_commit(&p->p, QM_CEETM_VERB_CLASS_SCHEDULER_CONFIG);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) ==
QM_CEETM_VERB_CLASS_SCHEDULER_CONFIG);
res = mcr->result;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: CONFIGURE CLASS SCHEDULER failed\n");
return -EIO;
}
return 0;
}
int qman_ceetm_query_class_scheduler(struct qm_ceetm_channel *channel,
struct qm_mcr_ceetm_class_scheduler_query *query)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->csch_query.cqcid = channel->idx;
mcc->csch_query.dcpid = channel->dcp_idx;
qm_mc_commit(&p->p, QM_CEETM_VERB_CLASS_SCHEDULER_QUERY);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) ==
QM_CEETM_VERB_CLASS_SCHEDULER_QUERY);
res = mcr->result;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: QUERY CLASS SCHEDULER failed\n");
return -EIO;
}
*query = mcr->csch_query;
return 0;
}
int qman_ceetm_configure_mapping_shaper_tcfc(
struct qm_mcc_ceetm_mapping_shaper_tcfc_config *opts)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->mst_config = *opts;
qm_mc_commit(&p->p, QM_CEETM_VERB_MAPPING_SHAPER_TCFC_CONFIG);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) ==
QM_CEETM_VERB_MAPPING_SHAPER_TCFC_CONFIG);
res = mcr->result;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: CONFIGURE CHANNEL MAPPING failed\n");
return -EIO;
}
return 0;
}
int qman_ceetm_query_mapping_shaper_tcfc(
struct qm_mcc_ceetm_mapping_shaper_tcfc_query *opts,
struct qm_mcr_ceetm_mapping_shaper_tcfc_query *response)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->mst_query = *opts;
qm_mc_commit(&p->p, QM_CEETM_VERB_MAPPING_SHAPER_TCFC_QUERY);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) ==
QM_CEETM_VERB_MAPPING_SHAPER_TCFC_QUERY);
res = mcr->result;
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: QUERY CHANNEL MAPPING failed\n");
return -EIO;
}
*response = mcr->mst_query;
return 0;
}
int qman_ceetm_configure_ccgr(struct qm_mcc_ceetm_ccgr_config *opts)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->ccgr_config = *opts;
qm_mc_commit(&p->p, QM_CEETM_VERB_CCGR_CONFIG);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_CEETM_VERB_CCGR_CONFIG);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
res = mcr->result;
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: CONFIGURE CCGR failed\n");
return -EIO;
}
return 0;
}
int qman_ceetm_query_ccgr(struct qm_mcc_ceetm_ccgr_query *ccgr_query,
struct qm_mcr_ceetm_ccgr_query *response)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->ccgr_query = *ccgr_query;
qm_mc_commit(&p->p, QM_CEETM_VERB_CCGR_QUERY);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) == QM_CEETM_VERB_CCGR_QUERY);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
res = mcr->result;
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: QUERY CCGR failed\n");
return -EIO;
}
*response = mcr->ccgr_query;
return 0;
}
int qman_ceetm_cq_peek_pop_xsfdrread(struct qm_ceetm_cq *cq,
u8 command_type, u16 xsfdr,
struct qm_mcr_ceetm_cq_peek_pop_xsfdrread *cq_ppxr)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
switch (command_type) {
case 0:
case 1:
mcc->cq_ppxr.cqid = (cq->parent->idx << 4) | cq->idx;
break;
case 2:
mcc->cq_ppxr.xsfdr = xsfdr;
break;
default:
break;
}
mcc->cq_ppxr.ct = command_type;
mcc->cq_ppxr.dcpid = cq->parent->dcp_idx;
qm_mc_commit(&p->p, QM_CEETM_VERB_CQ_PEEK_POP_XFDRREAD);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) ==
QM_CEETM_VERB_CQ_PEEK_POP_XFDRREAD);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
res = mcr->result;
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: CQ PEEK/POP/XSFDR READ failed\n");
return -EIO;
}
*cq_ppxr = mcr->cq_ppxr;
return 0;
}
int qman_ceetm_query_statistics(u16 cid,
enum qm_dc_portal dcp_idx,
u16 command_type,
struct qm_mcr_ceetm_statistics_query *query_result)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->stats_query_write.cid = cid;
mcc->stats_query_write.dcpid = dcp_idx;
mcc->stats_query_write.ct = command_type;
qm_mc_commit(&p->p, QM_CEETM_VERB_STATISTICS_QUERY_WRITE);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) ==
QM_CEETM_VERB_STATISTICS_QUERY_WRITE);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
res = mcr->result;
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: STATISTICS QUERY failed\n");
return -EIO;
}
*query_result = mcr->stats_query;
return 0;
}
int qman_ceetm_write_statistics(u16 cid, enum qm_dc_portal dcp_idx,
u16 command_type, u64 frame_count, u64 byte_count)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
mcc->stats_query_write.cid = cid;
mcc->stats_query_write.dcpid = dcp_idx;
mcc->stats_query_write.ct = command_type;
mcc->stats_query_write.frm_cnt = frame_count;
mcc->stats_query_write.byte_cnt = byte_count;
qm_mc_commit(&p->p, QM_CEETM_VERB_STATISTICS_QUERY_WRITE);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) ==
QM_CEETM_VERB_STATISTICS_QUERY_WRITE);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
res = mcr->result;
if (res != QM_MCR_RESULT_OK) {
pr_err("CEETM: STATISTICS WRITE failed\n");
return -EIO;
}
return 0;
}
int qman_ceetm_bps2tokenrate(u32 bps, struct qm_ceetm_rate *token_rate,
int rounding)
{
u16 pres;
u64 temp;
u64 qman_freq;
int ret;
/* Read PRES from CEET_CFG_PRES register */
ret = qman_ceetm_get_prescaler(&pres);
if (ret)
return -EINVAL;
ret = qm_get_clock(&qman_freq);
if (ret)
return -EINVAL;
/* token-rate = bytes-per-second * update-reference-period
*
* Where token-rate is N/8192 for a interger N, and
* update-reference-period is (2^22)/(PRES*QHz), where PRES
* is the prescalar value and QHz is the QMan clock frequency.
* So:
*
* token-rate = (byte-per-second*2^22)/PRES*QHZ)
*
* Converting to bits-per-second gives;
*
* token-rate = (bps*2^19) / (PRES*QHZ)
* N = (bps*2^32) / (PRES*QHz)
*
*/
temp = ROUNDING(((u64)bps << 32), pres, rounding);
temp = ROUNDING(temp, qman_freq, rounding);
token_rate->whole = temp >> 13;
token_rate->fraction = temp & (((u64)1 << 13) - 1);
return 0;
}
EXPORT_SYMBOL(qman_ceetm_bps2tokenrate);
int qman_ceetm_tokenrate2bps(const struct qm_ceetm_rate *token_rate, u32 *bps,
int rounding)
{
u16 pres;
u64 temp;
u64 qman_freq;
int ret;
/* Read PRES from CEET_CFG_PRES register */
ret = qman_ceetm_get_prescaler(&pres);
if (ret)
return -EINVAL;
ret = qm_get_clock(&qman_freq);
if (ret)
return -EINVAL;
/* bytes-per-second = token-rate / update-reference-period
*
* where "token-rate" is N/8192 for an integer N, and
* "update-reference-period" is (2^22)/(PRES*QHz), where PRES is
* the prescalar value and QHz is the QMan clock frequency. So;
*
* bytes-per-second = (N/8192) / (4194304/PRES*QHz)
* = N*PRES*QHz / (4194304*8192)
* = N*PRES*QHz / (2^35)
*
* Converting to bits-per-second gives;
*
* bps = N*PRES*QHZ / (2^32)
*
* Note, the numerator has a maximum width of 72 bits! So to
* avoid 64-bit overflow errors, we calculate PRES*QHZ (maximum
* width 48 bits) divided by 2^9 (reducing to maximum 39 bits), before
* multiplying by N (goes to maximum of 63 bits).
*
* temp = PRES*QHZ / (2^16)
* kbps = temp*N / (2^16)
*/
temp = ROUNDING(qman_freq * pres, (u64)1 << 16 , rounding);
temp *= ((token_rate->whole << 13) + token_rate->fraction);
*bps = ROUNDING(temp, (u64)(1) << 16, rounding);
return 0;
}
EXPORT_SYMBOL(qman_ceetm_tokenrate2bps);
int qman_ceetm_sp_claim(struct qm_ceetm_sp **sp, enum qm_dc_portal dcp_idx,
unsigned int sp_idx)
{
struct qm_ceetm_sp *p;
DPA_ASSERT((dcp_idx == qm_dc_portal_fman0) ||
(dcp_idx == qm_dc_portal_fman1));
if ((sp_idx < qman_ceetms[dcp_idx].sp_range[0]) ||
(sp_idx > (qman_ceetms[dcp_idx].sp_range[0] +
qman_ceetms[dcp_idx].sp_range[1]))) {
pr_err("Sub-portal index doesn't exist\n");
return -EINVAL;
}
list_for_each_entry(p, &qman_ceetms[dcp_idx].sub_portals, node) {
if ((p->idx == sp_idx) && (p->is_claimed == 0)) {
p->is_claimed = 1;
*sp = p;
return 0;
}
}
pr_err("The sub-portal#%d is not available!\n", sp_idx);
return -ENODEV;
}
EXPORT_SYMBOL(qman_ceetm_sp_claim);
int qman_ceetm_sp_release(struct qm_ceetm_sp *sp)
{
struct qm_ceetm_sp *p;
if (sp->lni->is_claimed == 1) {
pr_err("The dependency of sub-portal has not been released!\n");
return -EBUSY;
}
list_for_each_entry(p, &qman_ceetms[sp->dcp_idx].sub_portals, node) {
if (p->idx == sp->idx) {
p->is_claimed = 0;
p->lni = NULL;
}
}
/* Disable CEETM mode of this sub-portal */
qman_sp_disable_ceetm_mode(sp->dcp_idx, sp->idx);
return 0;
}
EXPORT_SYMBOL(qman_ceetm_sp_release);
int qman_ceetm_lni_claim(struct qm_ceetm_lni **lni, enum qm_dc_portal dcp_idx,
unsigned int lni_idx)
{
struct qm_ceetm_lni *p;
if ((lni_idx < qman_ceetms[dcp_idx].lni_range[0]) ||
(lni_idx > (qman_ceetms[dcp_idx].lni_range[0] +
qman_ceetms[dcp_idx].lni_range[1]))) {
pr_err("The lni index is out of range\n");
return -EINVAL;
}
list_for_each_entry(p, &qman_ceetms[dcp_idx].lnis, node) {
if ((p->idx == lni_idx) && (p->is_claimed == 0)) {
*lni = p;
p->is_claimed = 1;
return 0;
}
}
pr_err("The LNI#%d is not available!\n", lni_idx);
return -EINVAL;
}
EXPORT_SYMBOL(qman_ceetm_lni_claim);
int qman_ceetm_lni_release(struct qm_ceetm_lni *lni)
{
struct qm_ceetm_lni *p;
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
if (!list_empty(&lni->channels)) {
pr_err("The LNI dependencies are not released!\n");
return -EBUSY;
}
list_for_each_entry(p, &qman_ceetms[lni->dcp_idx].lnis, node) {
if (p->idx == lni->idx) {
p->shaper_enable = 0;
p->shaper_couple = 0;
p->cr_token_rate.whole = 0;
p->cr_token_rate.fraction = 0;
p->er_token_rate.whole = 0;
p->er_token_rate.fraction = 0;
p->cr_token_bucket_limit = 0;
p->er_token_bucket_limit = 0;
p->is_claimed = 0;
}
}
config_opts.cid = CEETM_COMMAND_LNI_SHAPER | lni->idx;
config_opts.dcpid = lni->dcp_idx;
memset(&config_opts.shaper_config, 0,
sizeof(config_opts.shaper_config));
return qman_ceetm_configure_mapping_shaper_tcfc(&config_opts);
}
EXPORT_SYMBOL(qman_ceetm_lni_release);
int qman_ceetm_sp_set_lni(struct qm_ceetm_sp *sp, struct qm_ceetm_lni *lni)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
config_opts.cid = CEETM_COMMAND_SP_MAPPING | sp->idx;
config_opts.dcpid = sp->dcp_idx;
config_opts.sp_mapping.map_lni_id = lni->idx;
sp->lni = lni;
if (qman_ceetm_configure_mapping_shaper_tcfc(&config_opts))
return -EINVAL;
/* Enable CEETM mode for this sub-portal */
return qman_sp_enable_ceetm_mode(sp->dcp_idx, sp->idx);
}
EXPORT_SYMBOL(qman_ceetm_sp_set_lni);
int qman_ceetm_sp_get_lni(struct qm_ceetm_sp *sp, unsigned int *lni_idx)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
query_opts.cid = CEETM_COMMAND_SP_MAPPING | sp->idx;
query_opts.dcpid = sp->dcp_idx;
if (qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result)) {
pr_err("Can't get SP <-> LNI mapping\n");
return -EINVAL;
}
*lni_idx = query_result.sp_mapping_query.map_lni_id;
sp->lni->idx = query_result.sp_mapping_query.map_lni_id;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_sp_get_lni);
int qman_ceetm_lni_enable_shaper(struct qm_ceetm_lni *lni, int coupled,
int oal)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
if (lni->shaper_enable) {
pr_err("The shaper has already been enabled\n");
return -EINVAL;
}
lni->shaper_enable = 1;
lni->shaper_couple = coupled;
config_opts.cid = CEETM_COMMAND_LNI_SHAPER | lni->idx;
config_opts.dcpid = lni->dcp_idx;
config_opts.shaper_config.cpl = (coupled << 7) | oal;
config_opts.shaper_config.crtcr = (lni->cr_token_rate.whole << 13) |
lni->cr_token_rate.fraction;
config_opts.shaper_config.ertcr = (lni->er_token_rate.whole << 13) |
lni->er_token_rate.fraction;
config_opts.shaper_config.crtbl = lni->cr_token_bucket_limit;
config_opts.shaper_config.ertbl = lni->er_token_bucket_limit;
return qman_ceetm_configure_mapping_shaper_tcfc(&config_opts);
}
EXPORT_SYMBOL(qman_ceetm_lni_enable_shaper);
int qman_ceetm_lni_disable_shaper(struct qm_ceetm_lni *lni)
{
if (!lni->shaper_enable) {
pr_err("The shaper has been disabled\n");
return -EINVAL;
}
lni->shaper_enable = 0;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_lni_disable_shaper);
int qman_ceetm_lni_set_commit_rate(struct qm_ceetm_lni *lni,
const struct qm_ceetm_rate *token_rate,
u16 token_limit)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
int ret;
if (!lni->shaper_enable) {
pr_err("The LNI#%d is unshaped, cannot set CR rate\n",
lni->idx);
return -EINVAL;
}
query_opts.cid = CEETM_COMMAND_LNI_SHAPER | lni->idx;
query_opts.dcpid = lni->dcp_idx;
ret = qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result);
if (ret) {
pr_err("Fail to get current LNI shaper setting\n");
return -EINVAL;
}
lni->cr_token_rate.whole = token_rate->whole;
lni->cr_token_rate.fraction = token_rate->fraction;
lni->cr_token_bucket_limit = token_limit;
config_opts.cid = CEETM_COMMAND_LNI_SHAPER | lni->idx;
config_opts.dcpid = lni->dcp_idx;
config_opts.shaper_config.crtcr = (token_rate->whole << 13) |
(token_rate->fraction);
config_opts.shaper_config.crtbl = token_limit;
config_opts.shaper_config.cpl = query_result.shaper_query.cpl;
config_opts.shaper_config.ertcr = query_result.shaper_query.ertcr;
config_opts.shaper_config.ertbl = query_result.shaper_query.ertbl;
return qman_ceetm_configure_mapping_shaper_tcfc(&config_opts);
}
EXPORT_SYMBOL(qman_ceetm_lni_set_commit_rate);
int qman_ceetm_lni_get_commit_rate(struct qm_ceetm_lni *lni,
struct qm_ceetm_rate *token_rate,
u16 *token_limit)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
int ret;
query_opts.cid = CEETM_COMMAND_LNI_SHAPER | lni->idx;
query_opts.dcpid = lni->dcp_idx;
ret = qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result);
if (ret | !query_result.shaper_query.crtcr |
!query_result.shaper_query.crtbl) {
pr_err("The LNI CR rate or limit is not set\n");
return -EINVAL;
}
token_rate->whole = query_result.shaper_query.crtcr >> 13;
token_rate->fraction = query_result.shaper_query.crtcr & 0x1FFF;
*token_limit = query_result.shaper_query.crtbl;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_lni_get_commit_rate);
int qman_ceetm_lni_set_excess_rate(struct qm_ceetm_lni *lni,
const struct qm_ceetm_rate *token_rate,
u16 token_limit)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
int ret;
if (!lni->shaper_enable) {
pr_err("The LIN#%d is unshaped, cannot set ER rate\n",
lni->idx);
return -EINVAL;
}
query_opts.cid = CEETM_COMMAND_LNI_SHAPER | lni->idx;
query_opts.dcpid = lni->dcp_idx;
ret = qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result);
if (ret) {
pr_err("Fail to get current LNI shaper setting\n");
return -EINVAL;
}
lni->er_token_rate.whole = token_rate->whole;
lni->er_token_rate.fraction = token_rate->fraction;
lni->er_token_bucket_limit = token_limit;
config_opts.cid = CEETM_COMMAND_LNI_SHAPER | lni->idx;
config_opts.dcpid = lni->dcp_idx;
config_opts.shaper_config.ertcr =
(token_rate->whole << 13) | (token_rate->fraction);
config_opts.shaper_config.ertbl = token_limit;
config_opts.shaper_config.cpl = query_result.shaper_query.cpl;
config_opts.shaper_config.crtcr = query_result.shaper_query.crtcr;
config_opts.shaper_config.crtbl = query_result.shaper_query.crtbl;
return qman_ceetm_configure_mapping_shaper_tcfc(&config_opts);
}
EXPORT_SYMBOL(qman_ceetm_lni_set_excess_rate);
int qman_ceetm_lni_get_excess_rate(struct qm_ceetm_lni *lni,
struct qm_ceetm_rate *token_rate,
u16 *token_limit)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
int ret;
query_opts.cid = CEETM_COMMAND_LNI_SHAPER | lni->idx;
query_opts.dcpid = lni->dcp_idx;
ret = qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result);
if (ret | !query_result.shaper_query.ertcr |
!query_result.shaper_query.ertbl) {
pr_err("The LNI ER rate or limit is not set\n");
return -EINVAL;
}
token_rate->whole = query_result.shaper_query.ertcr >> 13;
token_rate->fraction = query_result.shaper_query.ertcr & 0x1FFF;
*token_limit = query_result.shaper_query.ertbl;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_lni_get_excess_rate);
#define QMAN_CEETM_LNITCFCC_CQ_LEVEL_SHIFT(n) ((15 - n) * 4)
#define QMAN_CEETM_LNITCFCC_ENABLE 0x8
int qman_ceetm_lni_set_tcfcc(struct qm_ceetm_lni *lni,
unsigned int cq_level,
int traffic_class)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
u64 lnitcfcc;
if ((cq_level > 15) | (traffic_class > 7)) {
pr_err("The CQ or traffic class id is out of range\n");
return -EINVAL;
}
query_opts.cid = CEETM_COMMAND_TCFC | lni->idx;
query_opts.dcpid = lni->dcp_idx;
if (qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result)) {
pr_err("Fail to query tcfcc\n");
return -EINVAL;
}
lnitcfcc = query_result.tcfc_query.lnitcfcc;
if (traffic_class == -1) {
/* disable tcfc for this CQ */
lnitcfcc &= ~((u64)QMAN_CEETM_LNITCFCC_ENABLE <<
QMAN_CEETM_LNITCFCC_CQ_LEVEL_SHIFT(cq_level));
} else {
lnitcfcc &= ~((u64)0xF <<
QMAN_CEETM_LNITCFCC_CQ_LEVEL_SHIFT(cq_level));
lnitcfcc |= ((u64)(QMAN_CEETM_LNITCFCC_ENABLE |
traffic_class)) <<
QMAN_CEETM_LNITCFCC_CQ_LEVEL_SHIFT(cq_level);
}
config_opts.tcfc_config.lnitcfcc = lnitcfcc;
config_opts.cid = CEETM_COMMAND_TCFC | lni->idx;
config_opts.dcpid = lni->dcp_idx;
return qman_ceetm_configure_mapping_shaper_tcfc(&config_opts);
}
EXPORT_SYMBOL(qman_ceetm_lni_set_tcfcc);
#define QMAN_CEETM_LNITCFCC_TC_MASK 0x7
int qman_ceetm_lni_get_tcfcc(struct qm_ceetm_lni *lni, unsigned int cq_level,
int *traffic_class)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
int ret;
u8 lnitcfcc;
if (cq_level > 15) {
pr_err("the CQ level is out of range\n");
return -EINVAL;
}
query_opts.cid = CEETM_COMMAND_TCFC | lni->idx;
query_opts.dcpid = lni->dcp_idx;
ret = qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result);
if (ret)
return ret;
lnitcfcc = (u8)(query_result.tcfc_query.lnitcfcc >>
QMAN_CEETM_LNITCFCC_CQ_LEVEL_SHIFT(cq_level));
if (lnitcfcc & QMAN_CEETM_LNITCFCC_ENABLE)
*traffic_class = lnitcfcc & QMAN_CEETM_LNITCFCC_TC_MASK;
else
*traffic_class = -1;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_lni_get_tcfcc);
#define QMAN_CEETM_ENABLE_CHANNEL_SHAPER 0x80
int qman_ceetm_channel_claim(struct qm_ceetm_channel **channel,
struct qm_ceetm_lni *lni)
{
struct qm_ceetm_channel *p;
u32 channel_idx;
int ret = 0;
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
static u8 map;
if (lni->dcp_idx == qm_dc_portal_fman0)
ret = qman_alloc_ceetm0_channel(&channel_idx);
if (lni->dcp_idx == qm_dc_portal_fman1)
ret = qman_alloc_ceetm1_channel(&channel_idx);
if (ret) {
pr_err("The is no channel available for LNI#%d\n", lni->idx);
return -ENODEV;
}
p = kzalloc(sizeof(*p), GFP_KERNEL);
p->idx = channel_idx;
p->dcp_idx = lni->dcp_idx;
list_add_tail(&p->node, &lni->channels);
INIT_LIST_HEAD(&p->class_queues);
INIT_LIST_HEAD(&p->ccgs);
config_opts.cid = CEETM_COMMAND_CHANNEL_MAPPING | channel_idx;
config_opts.dcpid = lni->dcp_idx;
map = (u8)~QMAN_CEETM_ENABLE_CHANNEL_SHAPER;
map &= lni->idx;
config_opts.channel_mapping.map = map;
if (qman_ceetm_configure_mapping_shaper_tcfc(&config_opts)) {
pr_err("Can't map channel#%d for LNI#%d\n",
channel_idx, lni->idx);
return -EINVAL;
}
*channel = p;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_channel_claim);
int qman_ceetm_channel_release(struct qm_ceetm_channel *channel)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
if (!list_empty(&channel->class_queues)) {
pr_err("CEETM channel#%d has class queue unreleased!\n",
channel->idx);
return -EBUSY;
}
if (!list_empty(&channel->ccgs)) {
pr_err("CEETM channel#%d has ccg unreleased!\n",
channel->idx);
return -EBUSY;
}
config_opts.cid = CEETM_COMMAND_CHANNEL_SHAPER | channel->idx;
config_opts.dcpid = channel->dcp_idx;
memset(&config_opts.shaper_config, 0,
sizeof(config_opts.shaper_config));
if (qman_ceetm_configure_mapping_shaper_tcfc(&config_opts)) {
pr_err("Can't reset channel shapping parameters\n");
return -EINVAL;
}
if (channel->dcp_idx == qm_dc_portal_fman0)
qman_release_ceetm0_channelid(channel->idx);
if (channel->dcp_idx == qm_dc_portal_fman1)
qman_release_ceetm1_channelid(channel->idx);
list_del(&channel->node);
kfree(channel);
return 0;
}
EXPORT_SYMBOL(qman_ceetm_channel_release);
int qman_ceetm_channel_enable_shaper(struct qm_ceetm_channel *channel,
int coupled)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
u8 map;
if (channel->shaper_enable == 1) {
pr_err("This channel shaper has been enabled!\n");
return -EINVAL;
}
channel->shaper_enable = 1;
channel->shaper_couple = coupled;
query_opts.cid = (u16)(CEETM_COMMAND_CHANNEL_MAPPING | channel->idx);
query_opts.dcpid = (u8)channel->dcp_idx;
if (qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result)) {
pr_err("Can't query channel mapping\n");
return -EINVAL;
}
map = query_result.channel_mapping_query.map;
map |= QMAN_CEETM_ENABLE_CHANNEL_SHAPER;
config_opts.cid = CEETM_COMMAND_CHANNEL_MAPPING | channel->idx;
config_opts.dcpid = channel->dcp_idx;
config_opts.channel_mapping.map = map;
if (qman_ceetm_configure_mapping_shaper_tcfc(&config_opts)) {
pr_err("Can't enable shaper for channel #%d\n",
channel->idx);
return -EINVAL;
}
config_opts.cid = CEETM_COMMAND_CHANNEL_SHAPER | channel->idx;
config_opts.shaper_config.cpl = coupled << 7;
config_opts.shaper_config.crtcr = (channel->cr_token_rate.whole << 13) |
channel->cr_token_rate.fraction;
config_opts.shaper_config.ertcr = (channel->er_token_rate.whole << 13) |
channel->er_token_rate.fraction;
config_opts.shaper_config.crtbl = channel->cr_token_bucket_limit;
config_opts.shaper_config.ertbl = channel->er_token_bucket_limit;
return qman_ceetm_configure_mapping_shaper_tcfc(&config_opts);
}
EXPORT_SYMBOL(qman_ceetm_channel_enable_shaper);
int qman_ceetm_channel_disable_shaper(struct qm_ceetm_channel *channel)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
u8 map;
if (channel->shaper_enable == 0) {
pr_err("This channel shaper has been disabled\n");
return -EINVAL;
}
query_opts.cid = CEETM_COMMAND_CHANNEL_MAPPING | channel->idx;
query_opts.dcpid = channel->dcp_idx;
if (qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result)) {
pr_err("Can't query channel mapping\n");
return -EINVAL;
}
map = query_result.channel_mapping_query.map;
map &= ~QMAN_CEETM_ENABLE_CHANNEL_SHAPER;
config_opts.cid = CEETM_COMMAND_CHANNEL_MAPPING | channel->idx;
config_opts.dcpid = channel->dcp_idx;
config_opts.channel_mapping.map = map;
return qman_ceetm_configure_mapping_shaper_tcfc(&config_opts);
}
EXPORT_SYMBOL(qman_ceetm_channel_disable_shaper);
int qman_ceetm_channel_set_commit_rate(struct qm_ceetm_channel *channel,
const struct qm_ceetm_rate *token_rate,
u16 token_limit)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
int ret;
if (!channel->shaper_enable) {
pr_err("This channel is unshaped\n");
return -EINVAL;
}
query_opts.cid = CEETM_COMMAND_CHANNEL_SHAPER | channel->idx;
query_opts.dcpid = channel->dcp_idx;
ret = qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result);
if (ret) {
pr_err("Fail to get the current channel shaper setting\n");
return -EINVAL;
}
channel->cr_token_rate.whole = token_rate->whole;
channel->cr_token_rate.fraction = token_rate->fraction;
channel->cr_token_bucket_limit = token_limit;
config_opts.cid = CEETM_COMMAND_CHANNEL_SHAPER | channel->idx;
config_opts.dcpid = channel->dcp_idx;
config_opts.shaper_config.crtcr = (token_rate->whole << 13) |
(token_rate->fraction);
config_opts.shaper_config.crtbl = token_limit;
config_opts.shaper_config.cpl = query_result.shaper_query.cpl;
config_opts.shaper_config.ertcr = query_result.shaper_query.ertcr;
config_opts.shaper_config.ertbl = query_result.shaper_query.ertbl;
return qman_ceetm_configure_mapping_shaper_tcfc(&config_opts);
}
EXPORT_SYMBOL(qman_ceetm_channel_set_commit_rate);
int qman_ceetm_channel_get_commit_rate(struct qm_ceetm_channel *channel,
struct qm_ceetm_rate *token_rate,
u16 *token_limit)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
int ret;
query_opts.cid = CEETM_COMMAND_CHANNEL_SHAPER | channel->idx;
query_opts.dcpid = channel->dcp_idx;
ret = qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result);
if (ret | !query_result.shaper_query.crtcr |
!query_result.shaper_query.crtbl) {
pr_err("The channel commit rate or limit is not set\n");
return -EINVAL;
}
token_rate->whole = query_result.shaper_query.crtcr >> 13;
token_rate->fraction = query_result.shaper_query.crtcr & 0x1FFF;
*token_limit = query_result.shaper_query.crtbl;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_channel_get_commit_rate);
int qman_ceetm_channel_set_excess_rate(struct qm_ceetm_channel *channel,
const struct qm_ceetm_rate *token_rate,
u16 token_limit)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
int ret;
if (!channel->shaper_enable) {
pr_err("This channel is unshaped\n");
return -EINVAL;
}
query_opts.cid = CEETM_COMMAND_CHANNEL_SHAPER | channel->idx;
query_opts.dcpid = channel->dcp_idx;
ret = qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result);
if (ret) {
pr_err("Fail to get the current channel shaper setting\n");
return -EINVAL;
}
channel->er_token_rate.whole = token_rate->whole;
channel->er_token_rate.fraction = token_rate->fraction;
channel->er_token_bucket_limit = token_limit;
config_opts.cid = CEETM_COMMAND_CHANNEL_SHAPER | channel->idx;
config_opts.dcpid = channel->dcp_idx;
config_opts.shaper_config.ertcr =
(token_rate->whole << 13) | (token_rate->fraction);
config_opts.shaper_config.ertbl = token_limit;
config_opts.shaper_config.cpl = query_result.shaper_query.cpl;
config_opts.shaper_config.crtcr = query_result.shaper_query.crtcr;
config_opts.shaper_config.crtbl = query_result.shaper_query.crtbl;
return qman_ceetm_configure_mapping_shaper_tcfc(&config_opts);
}
EXPORT_SYMBOL(qman_ceetm_channel_set_excess_rate);
int qman_ceetm_channel_get_excess_rate(struct qm_ceetm_channel *channel,
struct qm_ceetm_rate *token_rate,
u16 *token_limit)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
int ret;
query_opts.cid = CEETM_COMMAND_CHANNEL_SHAPER | channel->idx;
query_opts.dcpid = channel->dcp_idx;
ret = qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result);
if (ret | !query_result.shaper_query.ertcr |
!query_result.shaper_query.ertbl) {
pr_err("The channel excess rate or limit is not set\n");
return -EINVAL;
}
token_rate->whole = query_result.shaper_query.ertcr >> 13;
token_rate->fraction = query_result.shaper_query.ertcr & 0x1FFF;
*token_limit = query_result.shaper_query.ertbl;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_channel_get_excess_rate);
int qman_ceetm_channel_set_weight(struct qm_ceetm_channel *channel,
u16 token_limit)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_config config_opts;
if (channel->shaper_enable) {
pr_err("This channel is a shaped one\n");
return -EINVAL;
}
channel->cr_token_bucket_limit = token_limit;
config_opts.cid = CEETM_COMMAND_CHANNEL_SHAPER | channel->idx;
config_opts.dcpid = channel->dcp_idx;
config_opts.shaper_config.crtbl = token_limit;
return qman_ceetm_configure_mapping_shaper_tcfc(&config_opts);
}
EXPORT_SYMBOL(qman_ceetm_channel_set_weight);
int qman_ceetm_channel_get_weight(struct qm_ceetm_channel *channel,
u16 *token_limit)
{
struct qm_mcc_ceetm_mapping_shaper_tcfc_query query_opts;
struct qm_mcr_ceetm_mapping_shaper_tcfc_query query_result;
int ret;
query_opts.cid = CEETM_COMMAND_CHANNEL_SHAPER | channel->idx;
query_opts.dcpid = channel->dcp_idx;
ret = qman_ceetm_query_mapping_shaper_tcfc(&query_opts, &query_result);
if (ret | !query_result.shaper_query.crtbl) {
pr_err("This unshaped channel's uFQ wight is unavailable\n");
return -EINVAL;
}
*token_limit = query_result.shaper_query.crtbl;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_channel_get_weight);
int qman_ceetm_channel_set_group(struct qm_ceetm_channel *channel, int group_b,
unsigned int prio_a, unsigned int prio_b)
{
struct qm_mcc_ceetm_class_scheduler_config config_opts;
struct qm_mcr_ceetm_class_scheduler_query query_result;
int i;
if (!prio_a || (prio_a > 7)) {
pr_err("The priority of group A is out of range\n");
return -EINVAL;
}
if ((group_b && !prio_b) || (prio_b > 7)) {
pr_err("The priority of group B is out of range\n");
return -EINVAL;
}
if (qman_ceetm_query_class_scheduler(channel, &query_result)) {
pr_err("Can't query channel#%d's scheduler!\n", channel->idx);
return -EINVAL;
}
config_opts.cqcid = channel->idx;
config_opts.dcpid = channel->dcp_idx;
if (!group_b)
config_opts.gpc = (u8)((1 << 6) | prio_a);
else
config_opts.gpc = (u8)((prio_b << 3) | prio_a);
for (i = 0; i < 8; i++)
config_opts.w[i] = query_result.w[i];
config_opts.crem = query_result.crem;
config_opts.erem = query_result.erem;
return qman_ceetm_configure_class_scheduler(&config_opts);
}
EXPORT_SYMBOL(qman_ceetm_channel_set_group);
int qman_ceetm_channel_get_group(struct qm_ceetm_channel *channel, int *group_b,
unsigned int *prio_a, unsigned int *prio_b)
{
struct qm_mcr_ceetm_class_scheduler_query query_result;
if (qman_ceetm_query_class_scheduler(channel, &query_result)) {
pr_err("Can't query channel#%d's scheduler!\n", channel->idx);
return -EINVAL;
}
*group_b = (query_result.gpc >> 6) & 0x1;
*prio_a = query_result.gpc & 0x3;
*prio_b = (query_result.gpc >> 3) & 0x3;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_channel_get_group);
#define CQ_ELIGIBILITY_MASK(n) (1 << (7 - n))
#define CQ_A_ELIGIBILITY_MASK (1 << 8)
#define CQ_B_ELIGIBILITY_MASK (1 << 9)
int qman_ceetm_cq_claim(struct qm_ceetm_cq **cq,
struct qm_ceetm_channel *channel, unsigned int idx,
struct qm_ceetm_ccg *ccg)
{
struct qm_ceetm_cq *p;
struct qm_mcc_ceetm_cq_config cq_config;
struct qm_mcc_ceetm_class_scheduler_config csch_config;
struct qm_mcr_ceetm_class_scheduler_query csch_query_result;
int i;
if (idx > 7) {
pr_err("The independent class queue id is out of range\n");
return -EINVAL;
}
list_for_each_entry(p, &channel->class_queues, node) {
if (p->idx == idx) {
pr_err("The CQ#%d has been claimed!\n", idx);
return -EINVAL;
}
}
p = kmalloc(sizeof(*p), GFP_KERNEL);
if (!p) {
pr_err("Can't allocate memory for CQ#%d!\n", idx);
return -ENOMEM;
}
list_add_tail(&p->node, &channel->class_queues);
p->idx = idx;
p->is_claimed = 1;
p->parent = channel;
INIT_LIST_HEAD(&p->bound_lfqids);
if (ccg) {
cq_config.cqid = (channel->idx << 4) | idx;
cq_config.dcpid = channel->dcp_idx;
cq_config.ccgid = ccg->idx;
if (qman_ceetm_configure_cq(&cq_config)) {
pr_err("Can't configure the CQ#%d with CCGRID#%d\n",
idx, ccg->idx);
return -EINVAL;
}
}
if (channel->shaper_enable) {
if (qman_ceetm_query_class_scheduler(channel,
&csch_query_result)) {
pr_err("Can't query channel#%d!\n", channel->idx);
return -EINVAL;
}
csch_config.cqcid = channel->idx;
csch_config.dcpid = channel->dcp_idx;
csch_config.crem = csch_query_result.crem |
CQ_ELIGIBILITY_MASK(idx);
csch_config.erem = csch_query_result.erem |
CQ_ELIGIBILITY_MASK(idx);
csch_config.gpc = csch_query_result.gpc;
for (i = 0; i < 8; i++)
csch_config.w[i] = csch_query_result.w[i];
if (qman_ceetm_configure_class_scheduler(&csch_config)) {
pr_err("Can't config channel scheduler to set"
" eligibility mask for CQ#%d\n", idx);
return -EINVAL;
}
}
*cq = p;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_cq_claim);
int qman_ceetm_cq_claim_A(struct qm_ceetm_cq **cq,
struct qm_ceetm_channel *channel, unsigned int idx,
struct qm_ceetm_ccg *ccg)
{
struct qm_ceetm_cq *p;
struct qm_mcc_ceetm_cq_config cq_config;
struct qm_mcc_ceetm_class_scheduler_config csch_config;
struct qm_mcr_ceetm_class_scheduler_query csch_query_result;
int i;
if ((idx < 7) || (idx > 15)) {
pr_err("This grouped class queue id is out of range\n");
return -EINVAL;
}
list_for_each_entry(p, &channel->class_queues, node) {
if (p->idx == idx) {
pr_err("The CQ#%d has been claimed!\n", idx);
return -EINVAL;
}
}
p = kmalloc(sizeof(*p), GFP_KERNEL);
if (!p) {
pr_err("Can't allocate memory for CQ#%d!\n", idx);
return -ENOMEM;
}
list_add_tail(&p->node, &channel->class_queues);
p->idx = idx;
p->is_claimed = 1;
p->parent = channel;
INIT_LIST_HEAD(&p->bound_lfqids);
if (ccg) {
cq_config.cqid = (channel->idx << 4) | idx;
cq_config.dcpid = channel->dcp_idx;
cq_config.ccgid = ccg->idx;
if (qman_ceetm_configure_cq(&cq_config)) {
pr_err("Can't configure the CQ#%d with CCGRID#%d\n",
idx, ccg->idx);
return -EINVAL;
}
}
if (channel->shaper_enable) {
if (qman_ceetm_query_class_scheduler(channel,
&csch_query_result)) {
pr_err("Can't query channel#%d!\n", channel->idx);
return -EINVAL;
}
csch_config.cqcid = channel->idx;
csch_config.dcpid = channel->dcp_idx;
csch_config.crem = csch_query_result.crem |
CQ_A_ELIGIBILITY_MASK;
csch_config.erem = csch_query_result.erem |
CQ_A_ELIGIBILITY_MASK;
csch_config.gpc = csch_query_result.gpc;
for (i = 0; i < 8; i++)
csch_config.w[i] = csch_query_result.w[i];
if (qman_ceetm_configure_class_scheduler(&csch_config)) {
pr_err("Can't config channel scheduler to set"
" eligibility mask for CQ#%d\n", idx);
return -EINVAL;
}
}
*cq = p;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_cq_claim_A);
int qman_ceetm_cq_claim_B(struct qm_ceetm_cq **cq,
struct qm_ceetm_channel *channel, unsigned int idx,
struct qm_ceetm_ccg *ccg)
{
struct qm_ceetm_cq *p;
struct qm_mcc_ceetm_cq_config cq_config;
struct qm_mcc_ceetm_class_scheduler_config csch_config;
struct qm_mcr_ceetm_class_scheduler_query csch_query_result;
int i;
if ((idx < 11) || (idx > 15)) {
pr_err("This grouped class queue id is out of range\n");
return -EINVAL;
}
list_for_each_entry(p, &channel->class_queues, node) {
if (p->idx == idx) {
pr_err("The CQ#%d has been claimed!\n", idx);
return -EINVAL;
}
}
p = kmalloc(sizeof(*p), GFP_KERNEL);
if (!p) {
pr_err("Can't allocate memory for CQ#%d!\n", idx);
return -ENOMEM;
}
list_add_tail(&p->node, &channel->class_queues);
p->idx = idx;
p->is_claimed = 1;
p->parent = channel;
INIT_LIST_HEAD(&p->bound_lfqids);
if (ccg) {
cq_config.cqid = (channel->idx << 4) | idx;
cq_config.dcpid = channel->dcp_idx;
cq_config.ccgid = ccg->idx;
if (qman_ceetm_configure_cq(&cq_config)) {
pr_err("Can't configure the CQ#%d with CCGRID#%d\n",
idx, ccg->idx);
return -EINVAL;
}
}
if (channel->shaper_enable) {
if (qman_ceetm_query_class_scheduler(channel,
&csch_query_result)) {
pr_err("Can't query channel#%d!\n", channel->idx);
return -EINVAL;
}
csch_config.cqcid = channel->idx;
csch_config.dcpid = channel->dcp_idx;
csch_config.crem = csch_query_result.crem |
CQ_B_ELIGIBILITY_MASK;
csch_config.erem = csch_query_result.erem |
CQ_B_ELIGIBILITY_MASK;
csch_config.gpc = csch_query_result.gpc;
for (i = 0; i < 8; i++)
csch_config.w[i] = csch_query_result.w[i];
if (qman_ceetm_configure_class_scheduler(&csch_config)) {
pr_err("Can't config channel scheduler to set"
" eligibility mask for CQ#%d\n", idx);
return -EINVAL;
}
}
*cq = p;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_cq_claim_B);
int qman_ceetm_cq_release(struct qm_ceetm_cq *cq)
{
if (!list_empty(&cq->bound_lfqids)) {
pr_err("The CQ#%d has unreleased LFQID\n", cq->idx);
return -EBUSY;
}
list_del(&cq->node);
kfree(cq);
return 0;
}
EXPORT_SYMBOL(qman_ceetm_cq_release);
int qman_ceetm_set_queue_weight(struct qm_ceetm_cq *cq,
struct qm_ceetm_weight_code *weight_code)
{
struct qm_mcc_ceetm_class_scheduler_config config_opts;
struct qm_mcr_ceetm_class_scheduler_query query_result;
int i;
if (cq->idx < 8) {
pr_err("Can not set weight for ungrouped class queue\n");
return -EINVAL;
}
if (qman_ceetm_query_class_scheduler(cq->parent, &query_result)) {
pr_err("Can't query channel#%d's scheduler!\n",
cq->parent->idx);
return -EINVAL;
}
config_opts.cqcid = cq->parent->idx;
config_opts.dcpid = cq->parent->dcp_idx;
config_opts.crem = query_result.crem;
config_opts.erem = query_result.erem;
config_opts.gpc = query_result.gpc;
for (i = 0; i < 8; i++)
config_opts.w[i] = query_result.w[i];
config_opts.w[cq->idx - 8] = ((weight_code->y << 3) |
(weight_code->x & 0x7));
return qman_ceetm_configure_class_scheduler(&config_opts);
}
EXPORT_SYMBOL(qman_ceetm_set_queue_weight);
int qman_ceetm_get_queue_weight(struct qm_ceetm_cq *cq,
struct qm_ceetm_weight_code *weight_code)
{
struct qm_mcr_ceetm_class_scheduler_query query_result;
if (cq->idx < 8) {
pr_err("Can not get weight for ungrouped class queue\n");
return -EINVAL;
}
if (qman_ceetm_query_class_scheduler(cq->parent,
&query_result)) {
pr_err("Can't get the weight code for CQ#%d!\n", cq->idx);
return -EINVAL;
}
weight_code->y = query_result.w[cq->idx - 8] >> 3;
weight_code->x = query_result.w[cq->idx - 8] & 0x7;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_get_queue_weight);
/* The WBFS code is represent as {x,y}, the effect wieght can be calculated as:
* effective weight = 2^x / (1 - (y/64))
* = 2^(x+6) / (64 - y)
*/
static void reduce_fraction(u32 *n, u32 *d)
{
u32 factor = 2;
u32 lesser = (*n < *d) ? *n : *d;
/* If factor exceeds the square-root of the lesser of *n and *d,
* then there's no point continuing. Proof: if there was a factor
* bigger than the square root, that would imply there exists
* another factor smaller than the square-root with which it
* multiplies to give 'lesser' - but that's a contradiction
* because the other factor would have already been found and
* divided out.
*/
while ((factor * factor) <= lesser) {
/* If 'factor' is a factor of *n and *d, divide them both
* by 'factor' as many times as possible.
*/
while (!(*n % factor) && !(*d % factor)) {
*n /= factor;
*d /= factor;
lesser /= factor;
}
if (factor == 2)
factor = 3;
else
factor += 2;
}
}
int qman_ceetm_wbfs2ratio(struct qm_ceetm_weight_code *weight_code,
u32 *numerator,
u32 *denominator)
{
*numerator = (u32) 1 << (weight_code->x + 6);
*denominator = 64 - weight_code->y;
reduce_fraction(numerator, denominator);
return 0;
}
EXPORT_SYMBOL(qman_ceetm_wbfs2ratio);
/* For a given x, the weight is between 2^x (inclusive) and 2^(x+1) (exclusive).
* So find 'x' by range, and then estimate 'y' using:
* 64 - y = 2^(x + 6) / weight
* = 2^(x + 6) / (n/d)
* = d * 2^(x+6) / n
* y = 64 - (d * 2^(x+6) / n)
*/
int qman_ceetm_ratio2wbfs(u32 numerator,
u32 denominator,
struct qm_ceetm_weight_code *weight_code,
int rounding)
{
unsigned int y, x = 0;
/* search incrementing 'x' until:
* weight < 2^(x+1)
* n/d < 2^(x+1)
* n < d * 2^(x+1)
*/
while ((x < 8) && (numerator >= (denominator << (x + 1))))
x++;
if (x >= 8)
return -ERANGE;
/* because of the subtraction, use '-rounding' */
y = 64 - ROUNDING(denominator << (x + 6), numerator, -rounding);
if (y >= 32)
return -ERANGE;
weight_code->x = x;
weight_code->y = y;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_ratio2wbfs);
int qman_ceetm_cq_get_dequeue_statistics(struct qm_ceetm_cq *cq, u32 flags,
u64 *frame_count, u64 *byte_count)
{
struct qm_mcr_ceetm_statistics_query result;
u16 cid, command_type;
enum qm_dc_portal dcp_idx;
int ret;
cid = (cq->parent->idx << 4) | cq->idx;
dcp_idx = cq->parent->dcp_idx;
if (flags == QMAN_CEETM_FLAG_CLEAR_STATISTICS_COUNTER)
command_type = CEETM_QUERY_DEQUEUE_CLEAR_STATISTICS;
else
command_type = CEETM_QUERY_DEQUEUE_STATISTICS;
ret = qman_ceetm_query_statistics(cid, dcp_idx, command_type, &result);
if (ret) {
pr_err("Can't query the statistics of CQ#%d!\n", cq->idx);
return -EINVAL;
}
*frame_count = result.frm_cnt;
*byte_count = result.byte_cnt;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_cq_get_dequeue_statistics);
#define CEETM_LFQMT_LFQID_MSB 0xF00000
#define CEETM_LFQMT_LFQID_LSB 0x000FFF
int qman_ceetm_lfq_claim(struct qm_ceetm_lfq **lfq,
struct qm_ceetm_cq *cq)
{
struct qm_ceetm_lfq *p;
u32 lfqid;
int ret = 0;
struct qm_mcc_ceetm_lfqmt_config lfqmt_config;
if (cq->parent->dcp_idx == qm_dc_portal_fman0)
ret = qman_alloc_ceetm0_lfqid(&lfqid);
if (cq->parent->dcp_idx == qm_dc_portal_fman1)
ret = qman_alloc_ceetm1_lfqid(&lfqid);
if (ret) {
pr_err("There is no lfqid avalaible for CQ#%d!\n", cq->idx);
return -ENODEV;
}
p = kmalloc(sizeof(*p), GFP_KERNEL);
if (!p)
return -ENOMEM;
p->idx = lfqid;
p->dctidx = (u16)(lfqid & CEETM_LFQMT_LFQID_LSB);
p->parent = cq->parent;
list_add_tail(&p->node, &cq->bound_lfqids);
lfqmt_config.lfqid = CEETM_LFQMT_LFQID_MSB |
(cq->parent->dcp_idx << 16) |
(lfqid & CEETM_LFQMT_LFQID_LSB);
lfqmt_config.cqid = (cq->parent->idx << 4) | (cq->idx);
lfqmt_config.dctidx = p->dctidx;
if (qman_ceetm_configure_lfqmt(&lfqmt_config)) {
pr_err("Can't configure LFQMT for LFQID#%d @ CQ#%d\n",
lfqid, cq->idx);
return -EINVAL;
}
*lfq = p;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_lfq_claim);
int qman_ceetm_lfq_release(struct qm_ceetm_lfq *lfq)
{
if (lfq->parent->dcp_idx == qm_dc_portal_fman0)
qman_release_ceetm0_lfqid(lfq->idx);
if (lfq->parent->dcp_idx == qm_dc_portal_fman1)
qman_release_ceetm1_lfqid(lfq->idx);
list_del(&lfq->node);
kfree(lfq);
return 0;
}
EXPORT_SYMBOL(qman_ceetm_lfq_release);
int qman_ceetm_lfq_set_context(struct qm_ceetm_lfq *lfq, u64 context_a,
u32 context_b)
{
struct qm_mcc_ceetm_dct_config dct_config;
lfq->context_a = context_a;
lfq->context_b = context_b;
dct_config.dctidx = (u16)lfq->dctidx;
dct_config.dcpid = lfq->parent->dcp_idx;
dct_config.context_b = context_b;
dct_config.context_a = context_a;
return qman_ceetm_configure_dct(&dct_config);
}
EXPORT_SYMBOL(qman_ceetm_lfq_set_context);
int qman_ceetm_lfq_get_context(struct qm_ceetm_lfq *lfq, u64 *context_a,
u32 *context_b)
{
struct qm_mcc_ceetm_dct_query dct_query;
struct qm_mcr_ceetm_dct_query query_result;
dct_query.dctidx = (u16)lfq->dctidx;
dct_query.dcpid = lfq->parent->dcp_idx;
if (qman_ceetm_query_dct(&dct_query, &query_result)) {
pr_err("Can't query LFQID#%d's context!\n", lfq->idx);
return -EINVAL;
}
*context_a = query_result.context_a;
*context_b = query_result.context_b;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_lfq_get_context);
int qman_ceetm_create_fq(struct qm_ceetm_lfq *lfq, struct qman_fq *fq)
{
spin_lock_init(&fq->fqlock);
fq->fqid = lfq->idx;
fq->flags = QMAN_FQ_FLAG_NO_MODIFY;
if (lfq->ern)
fq->cb.ern = lfq->ern;
#ifdef CONFIG_FSL_QMAN_FQ_LOOKUP
if (unlikely(find_empty_fq_table_entry(&fq->key, fq)))
return -ENOMEM;
#endif
return 0;
}
EXPORT_SYMBOL(qman_ceetm_create_fq);
int qman_ceetm_ccg_claim(struct qm_ceetm_ccg **ccg,
struct qm_ceetm_channel *channel,
unsigned int idx,
void (*cscn)(struct qm_ceetm_ccg *,
void *cb_ctx,
int congested),
void *cb_ctx)
{
struct qm_ceetm_ccg *p;
if ((idx < 0) || (idx > 15)) {
pr_err("The given ccg index is out of range\n");
return -EINVAL;
}
list_for_each_entry(p, &channel->ccgs, node) {
if (p->idx == idx) {
pr_err("The CCG#%d has been claimed\n", idx);
return -EINVAL;
}
}
p = kmalloc(sizeof(*p), GFP_KERNEL);
if (!p) {
pr_err("Can't allocate memory for CCG#%d!\n", idx);
return -ENOMEM;
}
list_add_tail(&p->node, &channel->ccgs);
p->idx = idx;
p->parent = channel;
p->cb = cscn;
p->cb_ctx = cb_ctx;
*ccg = p;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_ccg_claim);
int qman_ceetm_ccg_release(struct qm_ceetm_ccg *ccg)
{
unsigned long irqflags __maybe_unused;
struct qm_ceetm_ccg *i;
struct qm_mcc_ceetm_ccgr_config config_opts;
int ret = 0;
struct qman_portal *p = get_affine_portal();
memset(&config_opts, 0, sizeof(struct qm_mcc_ceetm_ccgr_config));
spin_lock_irqsave(&p->ccgr_lock, irqflags);
list_del(&ccg->cb_node);
/*
* If there is no other CCG objects for this CCGID, update
* CSCN_TARG_UPP_CTR accordingly.
*/
list_for_each_entry(i, &p->ccgr_cbs[ccg->parent->dcp_idx], cb_node)
if ((i->idx == ccg->idx) && i->cb)
goto release_lock;
config_opts.we_mask = QM_CCGR_WE_CSCN_TUPD;
config_opts.cm_config.cscn_tupd =
~QM_CGR_TARG_UDP_CTRL_WRITE_BIT | PORTAL_IDX(p);
ret = qman_ceetm_configure_ccgr(&config_opts);
release_lock:
spin_unlock_irqrestore(&p->ccgr_lock, irqflags);
list_del(&ccg->node);
kfree(ccg);
return ret;
}
EXPORT_SYMBOL(qman_ceetm_ccg_release);
int qman_ceetm_ccg_set(struct qm_ceetm_ccg *ccg, u16 we_mask,
const struct qm_ceetm_ccg_params *params)
{
struct qm_mcc_ceetm_ccgr_config config_opts;
unsigned long irqflags __maybe_unused;
int ret;
struct qman_portal *p;
if (((ccg->parent->idx << 4) | ccg->idx) >= (2 * __CGR_NUM))
return -EINVAL;
p = get_affine_portal();
memset(&config_opts, 0, sizeof(struct qm_mcc_ceetm_ccgr_config));
spin_lock_irqsave(&p->ccgr_lock, irqflags);
config_opts.ccgrid = CEETM_CCGR_CM_CONFIGURE |
(ccg->parent->idx << 4) | ccg->idx;
config_opts.dcpid = ccg->parent->dcp_idx;
config_opts.we_mask = we_mask;
config_opts.we_mask |= QM_CCGR_WE_CSCN_TUPD;
config_opts.cm_config.cscn_tupd =
QM_CGR_TARG_UDP_CTRL_WRITE_BIT | PORTAL_IDX(p);
config_opts.cm_config.ctl = (params->wr_en_g << 6) |
(params->wr_en_y << 5) |
(params->wr_en_r << 4) |
(params->td_en << 3) |
(params->td_mode << 2) |
(params->cscn_en << 1) |
(params->mode);
config_opts.cm_config.oal = params->oal;
config_opts.cm_config.cs_thres = params->cs_thres_in;
config_opts.cm_config.cs_thres_x = params->cs_thres_out;
config_opts.cm_config.td_thres = params->td_thres;
config_opts.cm_config.wr_parm_g = params->wr_parm_g;
config_opts.cm_config.wr_parm_y = params->wr_parm_y;
config_opts.cm_config.wr_parm_r = params->wr_parm_r;
ret = qman_ceetm_configure_ccgr(&config_opts);
if (ret) {
pr_err("Configure CCGR CM failed!\n");
goto release_lock;
}
list_add(&ccg->cb_node, &p->ccgr_cbs[ccg->parent->dcp_idx]);
release_lock:
spin_unlock_irqrestore(&p->ccgr_lock, irqflags);
put_affine_portal();
return ret;
}
EXPORT_SYMBOL(qman_ceetm_ccg_set);
#define CEETM_CCGR_CTL_MASK 0x01
int qman_ceetm_ccg_get(struct qm_ceetm_ccg *ccg,
struct qm_ceetm_ccg_params *params)
{
struct qm_mcc_ceetm_ccgr_query query_opts;
struct qm_mcr_ceetm_ccgr_query query_result;
query_opts.ccgrid = CEETM_CCGR_CM_QUERY |
(ccg->parent->idx << 4) | ccg->idx;
query_opts.dcpid = ccg->parent->dcp_idx;
if (qman_ceetm_query_ccgr(&query_opts, &query_result)) {
pr_err("Can't query CCGR#%d\n", ccg->idx);
return -EINVAL;
}
params->wr_parm_r = query_result.cm_query.wr_parm_r;
params->wr_parm_y = query_result.cm_query.wr_parm_y;
params->wr_parm_g = query_result.cm_query.wr_parm_g;
params->td_thres = query_result.cm_query.td_thres;
params->cs_thres_out = query_result.cm_query.cs_thres_x;
params->cs_thres_in = query_result.cm_query.cs_thres;
params->oal = query_result.cm_query.oal;
params->wr_en_g = (query_result.cm_query.ctl >> 6) &
CEETM_CCGR_CTL_MASK;
params->wr_en_y = (query_result.cm_query.ctl >> 5) &
CEETM_CCGR_CTL_MASK;
params->wr_en_r = (query_result.cm_query.ctl >> 4) &
CEETM_CCGR_CTL_MASK;
params->td_en = (query_result.cm_query.ctl >> 3) &
CEETM_CCGR_CTL_MASK;
params->td_mode = (query_result.cm_query.ctl >> 2) &
CEETM_CCGR_CTL_MASK;
params->cscn_en = (query_result.cm_query.ctl >> 1) &
CEETM_CCGR_CTL_MASK;
params->mode = (query_result.cm_query.ctl & CEETM_CCGR_CTL_MASK);
return 0;
}
EXPORT_SYMBOL(qman_ceetm_ccg_get);
int qman_ceetm_ccg_get_reject_statistics(struct qm_ceetm_ccg *ccg, u32 flags,
u64 *frame_count, u64 *byte_count)
{
struct qm_mcr_ceetm_statistics_query result;
u16 cid, command_type;
enum qm_dc_portal dcp_idx;
int ret;
cid = (ccg->parent->idx << 4) | ccg->idx;
dcp_idx = ccg->parent->dcp_idx;
if (flags == QMAN_CEETM_FLAG_CLEAR_STATISTICS_COUNTER)
command_type = CEETM_QUERY_REJECT_CLEAR_STATISTICS;
else
command_type = CEETM_QUERY_REJECT_STATISTICS;
ret = qman_ceetm_query_statistics(cid, dcp_idx, command_type, &result);
if (ret) {
pr_err("Can't query the statistics of CCG#%d!\n", ccg->idx);
return -EINVAL;
}
*frame_count = result.frm_cnt;
*byte_count = result.byte_cnt;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_ccg_get_reject_statistics);
int qman_ceetm_cscn_swp_get(struct qm_ceetm_ccg *ccg,
u16 swp_idx,
unsigned int *cscn_enabled)
{
struct qm_mcc_ceetm_ccgr_query query_opts;
struct qm_mcr_ceetm_ccgr_query query_result;
int i;
DPA_ASSERT(swp_idx < 127);
query_opts.ccgrid = CEETM_CCGR_CM_QUERY |
(ccg->parent->idx << 4) | ccg->idx;
query_opts.dcpid = ccg->parent->dcp_idx;
if (qman_ceetm_query_ccgr(&query_opts, &query_result)) {
pr_err("Can't query CCGR#%d\n", ccg->idx);
return -EINVAL;
}
i = swp_idx / 32;
i = 3 - i;
*cscn_enabled = (query_result.cm_query.cscn_targ_swp[i] >>
(31 - swp_idx % 32));
return 0;
}
EXPORT_SYMBOL(qman_ceetm_cscn_swp_get);
int qman_ceetm_cscn_dcp_set(struct qm_ceetm_ccg *ccg,
u16 dcp_idx,
u8 vcgid,
unsigned int cscn_enabled,
u16 we_mask,
const struct qm_ceetm_ccg_params *params)
{
struct qm_mcc_ceetm_ccgr_config config_opts;
int ret;
config_opts.ccgrid = CEETM_CCGR_CM_CONFIGURE |
(ccg->parent->idx << 4) | ccg->idx;
config_opts.dcpid = ccg->parent->dcp_idx;
config_opts.we_mask = we_mask | QM_CCGR_WE_CSCN_TUPD | QM_CCGR_WE_CDV;
config_opts.cm_config.cdv = vcgid;
config_opts.cm_config.cscn_tupd = (cscn_enabled << 15) |
QM_CGR_TARG_UDP_CTRL_DCP | dcp_idx;
config_opts.cm_config.ctl = (params->wr_en_g << 6) |
(params->wr_en_y << 5) |
(params->wr_en_r << 4) |
(params->td_en << 3) |
(params->td_mode << 2) |
(params->cscn_en << 1) |
(params->mode);
config_opts.cm_config.cs_thres = params->cs_thres_in;
config_opts.cm_config.cs_thres_x = params->cs_thres_out;
config_opts.cm_config.td_thres = params->td_thres;
config_opts.cm_config.wr_parm_g = params->wr_parm_g;
config_opts.cm_config.wr_parm_y = params->wr_parm_y;
config_opts.cm_config.wr_parm_r = params->wr_parm_r;
ret = qman_ceetm_configure_ccgr(&config_opts);
if (ret) {
pr_err("Configure CSCN_TARG_DCP failed!\n");
return -EINVAL;
}
return 0;
}
EXPORT_SYMBOL(qman_ceetm_cscn_dcp_set);
int qman_ceetm_cscn_dcp_get(struct qm_ceetm_ccg *ccg,
u16 dcp_idx,
u8 *vcgid,
unsigned int *cscn_enabled)
{
struct qm_mcc_ceetm_ccgr_query query_opts;
struct qm_mcr_ceetm_ccgr_query query_result;
query_opts.ccgrid = CEETM_CCGR_CM_QUERY |
(ccg->parent->idx << 4) | ccg->idx;
query_opts.dcpid = ccg->parent->dcp_idx;
if (qman_ceetm_query_ccgr(&query_opts, &query_result)) {
pr_err("Can't query CCGR#%d\n", ccg->idx);
return -EINVAL;
}
*vcgid = query_result.cm_query.cdv;
*cscn_enabled = (query_result.cm_query.cscn_targ_dcp >>
(7 - dcp_idx)) & 0x1;
return 0;
}
EXPORT_SYMBOL(qman_ceetm_cscn_dcp_get);
int qman_ceetm_querycongestion(struct __qm_mcr_querycongestion *ccg_state,
unsigned int dcp_idx)
{
struct qm_mc_command *mcc;
struct qm_mc_result *mcr;
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
u8 res;
int i;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
mcc = qm_mc_start(&p->p);
for (i = 0; i < 2 ; i++) {
mcc->ccgr_query.ccgrid = CEETM_QUERY_CONGESTION_STATE | i;
mcc->ccgr_query.dcpid = dcp_idx;
qm_mc_commit(&p->p, QM_CEETM_VERB_CCGR_QUERY);
while (!(mcr = qm_mc_result(&p->p)))
cpu_relax();
DPA_ASSERT((mcr->verb & QM_MCR_VERB_MASK) ==
QM_CEETM_VERB_CCGR_QUERY);
res = mcr->result;
if (res == QM_MCR_RESULT_OK) {
*(ccg_state + i) =
mcr->ccgr_query.congestion_state.state;
} else {
pr_err("QUERY CEETM CONGESTION STATE failed\n");
return -EIO;
}
}
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return 0;
}
int qman_set_wpm(int wpm_enable)
{
return qm_set_wpm(wpm_enable);
}
EXPORT_SYMBOL(qman_set_wpm);
int qman_get_wpm(int *wpm_enable)
{
return qm_get_wpm(wpm_enable);
}
EXPORT_SYMBOL(qman_get_wpm);
int qman_shutdown_fq(u32 fqid)
{
struct qman_portal *p;
unsigned long irqflags __maybe_unused;
int ret;
struct qm_portal *low_p;
p = get_affine_portal();
PORTAL_IRQ_LOCK(p, irqflags);
low_p = &p->p;
ret = qm_shutdown_fq(&low_p, 1, fqid);
PORTAL_IRQ_UNLOCK(p, irqflags);
put_affine_portal();
return ret;
}
|