diff options
| author | Roland Stigge <stigge@antcom.de> | 2012-06-14 14:16:17 (GMT) |
|---|---|---|
| committer | Roland Stigge <stigge@antcom.de> | 2012-06-14 14:16:17 (GMT) |
| commit | 6d1c3e93e37f35dac67fd88822e4a3100b1bd2c3 (patch) | |
| tree | a53c6e405f8ee762ef57f088b7b5f8781e88350f | |
| parent | d807af4793a464f7331f92461a619e5e7ddf9089 (diff) | |
| download | linux-fsl-qoriq-6d1c3e93e37f35dac67fd88822e4a3100b1bd2c3.tar.xz | |
ARM: LPC32xx: Adjust dtsi file for MLC controller configuration
This patch takes into account that the MTD NAND MLC controller needs more
registers, located actually before the previously allocated memory range,
already starting at 200a8000 instead of 200b0000.
Further, the interrupt for the controller is configured.
Signed-off-by: Roland Stigge <stigge@antcom.de>
Tested-by: Alexandre Pereira da Silva <aletes.xgr@gmail.com>
| -rw-r--r-- | arch/arm/boot/dts/lpc32xx.dtsi | 5 |
1 files changed, 3 insertions, 2 deletions
diff --git a/arch/arm/boot/dts/lpc32xx.dtsi b/arch/arm/boot/dts/lpc32xx.dtsi index 3f5dad8..254d586 100644 --- a/arch/arm/boot/dts/lpc32xx.dtsi +++ b/arch/arm/boot/dts/lpc32xx.dtsi @@ -38,9 +38,10 @@ status = "disable"; }; - mlc: flash@200B0000 { + mlc: flash@200a8000 { compatible = "nxp,lpc3220-mlc"; - reg = <0x200B0000 0x1000>; + reg = <0x200a8000 0x11000>; + interrupts = <11 0>; status = "disable"; }; |