diff options
author | Roland Stigge <stigge@antcom.de> | 2012-04-22 10:01:19 (GMT) |
---|---|---|
committer | Roland Stigge <stigge@antcom.de> | 2012-04-22 10:01:19 (GMT) |
commit | 4de02e4a280678224bd12ec3b182e369c87c8fc5 (patch) | |
tree | 455634803a31baa98276ab8d98c37863eb184256 /Documentation/devicetree/bindings/net | |
parent | b41a216dafe4dd23c95cb4203de288f773a097a6 (diff) | |
download | linux-fsl-qoriq-4de02e4a280678224bd12ec3b182e369c87c8fc5.tar.xz |
net: Add device tree support to LPC32xx
This patch adds device tree support for lpc_eth.c.
The runtime option for MII/RMII is solved via the "phy-mode" property, SRAM
("IRAM") usage for DMA can be chosen via "use-iram".
Signed-off-by: Roland Stigge <stigge@antcom.de>
Reviewed-by: Arnd Bergmann <arnd@arndb.de>
Acked-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'Documentation/devicetree/bindings/net')
-rw-r--r-- | Documentation/devicetree/bindings/net/lpc-eth.txt | 24 |
1 files changed, 24 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/net/lpc-eth.txt b/Documentation/devicetree/bindings/net/lpc-eth.txt new file mode 100644 index 0000000..585021a --- /dev/null +++ b/Documentation/devicetree/bindings/net/lpc-eth.txt @@ -0,0 +1,24 @@ +* NXP LPC32xx SoC Ethernet Controller + +Required properties: +- compatible: Should be "nxp,lpc-eth" +- reg: Address and length of the register set for the device +- interrupts: Should contain ethernet controller interrupt + +Optional properties: +- phy-mode: String, operation mode of the PHY interface. + Supported values are: "mii", "rmii" (default) +- use-iram: Use LPC32xx internal SRAM (IRAM) for DMA buffering +- local-mac-address : 6 bytes, mac address + +Example: + + mac: ethernet@31060000 { + compatible = "nxp,lpc-eth"; + reg = <0x31060000 0x1000>; + interrupt-parent = <&mic>; + interrupts = <29 0>; + + phy-mode = "rmii"; + use-iram; + }; |