summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/r8a7790-lager-reference.dts
diff options
context:
space:
mode:
authorSimon Horman <horms+renesas@verge.net.au>2013-06-28 04:42:16 (GMT)
committerSimon Horman <horms+renesas@verge.net.au>2013-07-17 05:30:03 (GMT)
commit6dace67f9bd43cdfc2de3ff1a573420ecfc33390 (patch)
tree220bce899bc7713561cdf94c3b3725cb9b82acee /arch/arm/boot/dts/r8a7790-lager-reference.dts
parentb88cf6f732946874aaf3e0528459e0f0271dfcec (diff)
downloadlinux-fsl-qoriq-6dace67f9bd43cdfc2de3ff1a573420ecfc33390.tar.xz
ARM: shmobile: lager: Add DT reference
This is sufficient to allow boot of the Lager board with a console without boards-lager.c compiled into the kernel. This is an example of a minimal but still useful initialisation of the board using DT as much as possible. As such it is the same as the boot of Lager that can be achieved without a board file. The intention of adding this file is to facilitate further work to allow board specific devices to be initialised via DT. Acked-by: Magnus Damm <damm@opensource.se> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm/boot/dts/r8a7790-lager-reference.dts')
-rw-r--r--arch/arm/boot/dts/r8a7790-lager-reference.dts31
1 files changed, 31 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/r8a7790-lager-reference.dts b/arch/arm/boot/dts/r8a7790-lager-reference.dts
new file mode 100644
index 0000000..fa5b81b
--- /dev/null
+++ b/arch/arm/boot/dts/r8a7790-lager-reference.dts
@@ -0,0 +1,31 @@
+/*
+ * Device Tree Source for the Lager board
+ *
+ * Copyright (C) 2013 Renesas Solutions Corp.
+ *
+ * This file is licensed under the terms of the GNU General Public License
+ * version 2. This program is licensed "as is" without any warranty of any
+ * kind, whether express or implied.
+ */
+
+/dts-v1/;
+/include/ "r8a7790.dtsi"
+
+/ {
+ model = "Lager";
+ compatible = "renesas,lager-reference", "renesas,r8a7790";
+
+ chosen {
+ bootargs = "console=ttySC6,115200 ignore_loglevel";
+ };
+
+ memory@40000000 {
+ device_type = "memory";
+ reg = <0 0x40000000 0 0x80000000>;
+ };
+
+ lbsc {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ };
+};