diff options
| author | Ramneek Mehresh <ramneek.mehresh@freescale.com> | 2013-04-16 08:41:19 (GMT) |
|---|---|---|
| committer | Fleming Andrew-AFLEMING <AFLEMING@freescale.com> | 2013-05-02 04:51:51 (GMT) |
| commit | cb74e74b3f5bb0aeaa1a36ee20d311c671da02c8 (patch) | |
| tree | daf10d2c01da919d6d473d509d14e2ad8630988d /arch | |
| parent | c4a4e6fbc411a53a25e653a14835bbda6f55a198 (diff) | |
| download | linux-fsl-qoriq-cb74e74b3f5bb0aeaa1a36ee20d311c671da02c8.tar.xz | |
fsl/usb: Workaround for USB erratum-A005275
Incoming packets are randomly corrucpted by h/w resulting
in varying errors. This workaround makes FS as default mode
in all affected socs by
- Disabling HS chirp signalling
- Forcing EPS field of all packets to FS
This errata does not affect FS mode.
Forces all HS devices to connect in FS mode for all socs
affected by this erratum:
P3041 and P2041 rev 1.0 and 1.1
P5020 and P5010 rev 1.0 and 2.0
P5040 and P1010 rev 1.0
Workaround can be disabled by mentioning "no_erratum_a005275"
in hwconfig string (in u-boot command line)
Signed-off-by: Ramneek Mehresh <ramneek.mehresh@freescale.com>
Change-Id: Ie7b75b033220e4be44b5c769d7c187928d84dd6d
Reviewed-on: http://git.am.freescale.net:8181/1435
Reviewed-by: Fleming Andrew-AFLEMING <AFLEMING@freescale.com>
Tested-by: Fleming Andrew-AFLEMING <AFLEMING@freescale.com>
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/powerpc/include/asm/mpc85xx.h | 13 |
1 files changed, 11 insertions, 2 deletions
diff --git a/arch/powerpc/include/asm/mpc85xx.h b/arch/powerpc/include/asm/mpc85xx.h index 65e4b66..a49fead 100644 --- a/arch/powerpc/include/asm/mpc85xx.h +++ b/arch/powerpc/include/asm/mpc85xx.h @@ -53,8 +53,17 @@ #define SVR_8572 0x80E000 #define SVR_8572_E 0x80E800 #define SVR_P1010 0x80f900 -#define SVR_P2041 0x821801 -#define SVR_P3041 0x821903 +#define SVR_P1010_E 0x80F100 +#define SVR_P2041 0x821001 +#define SVR_P2041_E 0x821801 +#define SVR_P3041 0x821103 +#define SVR_P3041_E 0x821903 +#define SVR_P5010 0x822100 +#define SVR_P5010_E 0x822900 +#define SVR_P5020 0x822000 +#define SVR_P5020_E 0x822800 +#define SVR_P5040 0x820400 +#define SVR_P5040_E 0x820B00 #define SVR_T4240 0x824800 #define SVR_B4860 0x868800 |