diff options
author | Alex Shi <alex.shi@intel.com> | 2012-06-28 01:02:16 (GMT) |
---|---|---|
committer | H. Peter Anvin <hpa@zytor.com> | 2012-06-28 02:28:24 (GMT) |
commit | e0ba94f14f747c2661c4d21f8c44e5b0b8cd8e48 (patch) | |
tree | e866601640e2622aa2b1a1d349abff17a65b9230 /include/trace/events | |
parent | 0816b0f0365539c8f6280634d2c1778d0108d8f5 (diff) | |
download | linux-fsl-qoriq-e0ba94f14f747c2661c4d21f8c44e5b0b8cd8e48.tar.xz |
x86/tlb_info: get last level TLB entry number of CPU
For 4KB pages, x86 CPU has 2 or 1 level TLB, first level is data TLB and
instruction TLB, second level is shared TLB for both data and instructions.
For hupe page TLB, usually there is just one level and seperated by 2MB/4MB
and 1GB.
Although each levels TLB size is important for performance tuning, but for
genernal and rude optimizing, last level TLB entry number is suitable. And
in fact, last level TLB always has the biggest entry number.
This patch will get the biggest TLB entry number and use it in furture TLB
optimizing.
Accroding Borislav's suggestion, except tlb_ll[i/d]_* array, other
function and data will be released after system boot up.
For all kinds of x86 vendor friendly, vendor specific code was moved to its
specific files.
Signed-off-by: Alex Shi <alex.shi@intel.com>
Link: http://lkml.kernel.org/r/1340845344-27557-2-git-send-email-alex.shi@intel.com
Signed-off-by: H. Peter Anvin <hpa@zytor.com>
Diffstat (limited to 'include/trace/events')
0 files changed, 0 insertions, 0 deletions