Age | Commit message (Collapse) | Author |
|
The patch e9cacc46fcd4ebd1b2238a2655d08ad42e87f7d2 only added
CEETM node qman-ceetm0 in t4240si-post.dts, and defined 8
ceetm channels. It is not correct for T4240 which has QMan 3.x
version to support 32 CEETM channels. Besides, T4240 supports
2 CEETMs, so 2 ceetm nodes should be included in this device tree.
JIRA issue# QLINUX-3737
Signed-off-by: Haiying Wang <Haiying.wang@freescale.com>
|
|
The Thermal Monitoring Unit node for T1023/T1024.
Signed-off-by: Jia Hongtao <hongtao.jia@freescale.com>
|
|
This is Thermal Monitoring Unit for QorIQ platform.
Signed-off-by: Jia Hongtao <hongtao.jia@freescale.com>
|
|
DS26522 is used for tdm, configured by SPI bus.
Add nodes under spi node to t104xd4rdb.dtsi.
Signed-off-by: Zhao Qiang <qiang.zhao@freescale.com>
|
|
IFC NAND chip select is wrongly mapped to 2 in reg
property of NAND node.Due to this kernel is not able
probe NAND flash.Set chip select to 1 in reg property
Signed-off-by: Jaiprakash Singh <b44839@freescale.com>
Change-Id: I44c020f964c3960ec0208ba6b594f69dd5019e9d
Reviewed-on: http://git.am.freescale.net:8181/36183
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Reviewed-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
Add support for INA220 current sense.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: I08f12b33f73528abc681bfa34027b28eea9dc45b
Reviewed-on: http://git.am.freescale.net:8181/36539
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Xiaobo Xie <X.Xie@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
Add support for INA220 current sense.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: I8a09e9a41219ce5d31bf8744be1552927cd0b302
Reviewed-on: http://git.am.freescale.net:8181/36538
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Xiaobo Xie <X.Xie@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
There are 4 Offline/Host Command Ports (O/H n) in t10xx platform.
This patch enables OP#2 for LAG use-cases and keep separate dt
for usdpaa scenarios for t1040d4rdb.
Change-Id: I1df879190f90f0cf7c25200cede9c4f52a7a552e
Suggested-by: Pan Jiafei <Jiafei.Pan@freescale.com>
Suggested-by: Madalin Bucur <madalin.bucur@freescale.com>
Suggested-by: Scott Wood <scottwood@freescale.com>
Reviewed-on: http://git.am.freescale.net:8181/35504
Reviewed-by: Pan Jiafei <Jiafei.Pan@freescale.com>
Signed-off-by: Jianhua Xie <jianhua.xie@freescale.com>
Change-Id: I99d54e16abe6b8bb27099f2096d4ccea69c0b6f5
Reviewed-on: http://git.am.freescale.net:8181/35652
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
Configurable node based on software feature should not appear in
platform dt, since platform dt should only describe hardware. If
some software features depend on some kinds of hardware, those
software should share those hardware, and provide configurable
capabilities in run-time. At least, a separate device tree with
usdpaa style for software features will instead to keep platform
dt clear.
This patch removes software feature related offline port nodes
and buffer pool nodes from t10xx platform dt.
Change-Id: Ib367f9facfdd6743a704f863728a7f2e0e7955ce
Suggested-by: Pan Jiafei <Jiafei.Pan@freescale.com>
Suggested-by: Madalin Bucur <madalin.bucur@freescale.com>
Suggested-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Jianhua Xie <jianhua.xie@freescale.com>
Reviewed-on: http://git.am.freescale.net:8181/35429
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Madalin-Cristian Bucur <madalin.bucur@freescale.com>
|
|
There are 4 Offline/Host Command Ports (O/H n) in t10xx platform.
This patch enables OP#2 for LAG use-cases and keep separate dt
for usdpaa scenarios.
Suggested-by: Pan Jiafei <Jiafei.Pan@freescale.com>
Suggested-by: Madalin Bucur <madalin.bucur@freescale.com>
Acked-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Jianhua Xie <jianhua.xie@freescale.com>
Change-Id: Ic39a9f6f5cab759c175c96cab57ac61fce44478f
Reviewed-on: http://git.am.freescale.net:8181/35428
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Madalin-Cristian Bucur <madalin.bucur@freescale.com>
Reviewed-by: Jiafei Pan <Jiafei.Pan@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
interface device tree source
Signed-off-by: Sandeep Singh <sandeep@freescale.com>
Change-Id: If7e2e984aa0883f2ceacc30b67cf493b42f3f67d
Reviewed-on: http://git.am.freescale.net:8181/35357
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Vakul Garg <vakul@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
interface device tree.
Signed-off-by: Sandeep Singh <sandeep@freescale.com>
Change-Id: I27db2e3e2b55c66e8b75ae560f2899c0455bf893
Reviewed-on: http://git.am.freescale.net:8181/34646
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Vakul Garg <vakul@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
Signed-off-by: Eyal Harari <eyal.harari@freescale.com>
Change-Id: I900fd4e19738897af4be22df651b106e7384f30c
Reviewed-on: http://git.am.freescale.net:8181/35281
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Mandy Lavi <Mandy.Lavi@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
qoriq-tdm1.0.dtsi is used for TDM instead of QE-TDM.
qoriq-tdm1.0.dtsi was included incorrectly in t1024si-post.dtsi,
so remove the unused node.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: I04db42316df853ad596a466cccc0ac88621a5384
Reviewed-on: http://git.am.freescale.net:8181/34968
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
shared interface device tree
Signed-off-by: Sandeep Singh <sandeep@freescale.com>
Change-Id: Id22399683933675957f945f61621f87856d53b2c
Reviewed-on: http://git.am.freescale.net:8181/34778
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Vakul Garg <vakul@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
Use OP1 as outbound OP and OP2 as inbound OP,
Then use the following arguments for capwap usecase:
"-g 2 -o 1"
T1024 only has 156K FIFO memory for FMan, so avoid
no resource available for FMan port, we reuse OP2
which is already enabled in t1024rdb.dts by default.
Signed-off-by: Pan Jiafei <Jiafei.Pan@freescale.com>
Change-Id: Ia810568fd10d0a5a17f1d0b1c92a844d6941896d
Reviewed-on: http://git.am.freescale.net:8181/33372
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Vakul Garg <vakul@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
Due to IFC NOR errata A-009138, NOR is not available
on T1023RDB RevB, so disable NOR access for revB.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: I475ff8b863aebed8ca014753c6f42c8a116f907f
Reviewed-on: http://git.am.freescale.net:8181/33340
Reviewed-by: Xiaobo Xie <X.Xie@freescale.com>
Tested-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
* Run "mtdparts default" on u-boot to create dynamic partitions
* Or use dynamic mtd partition with the help of bootargs in u-boot
Append bootargs with:
"mtdparts=ff800000.flash:1m(nand_uboot),512K(nand_dtb),8m(nand_kernel),-(fs);\
spiff707000.0:1m(spi_uboot),4m(spi_kernel),512k(spi_dtb),-(fs)'"
Signed-off-by: Ashish Kumar <Ashish.Kumar@freescale.com>
Change-Id: Ifb91067016c6327e11271868cda04b369881c083
Reviewed-on: http://git.am.freescale.net:8181/33582
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
Signed-off-by: Sandeep Singh <sandeep@freescale.com>
Change-Id: I30414c790280bed668b4a2e407a0917e5a95a7b9
Reviewed-on: http://git.am.freescale.net:8181/32930
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Vakul Garg <vakul@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
Signed-off-by: Sandeep Singh <sandeep@freescale.com>
Change-Id: I7dccc8996cf572f49353296287b4ae68d130f1c7
Reviewed-on: http://git.am.freescale.net:8181/32929
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Vakul Garg <vakul@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
T1040D4RDB/T1042D4RDB are Freescale Reference Design Board
which can support T1040/T1042 QorIQ Power
Architecture™ processor respectively
T1040D4RDB/T1042D4RDB board Overview
-------------------------------------
- SERDES Connections, 8 lanes supporting:
- PCI
- SGMII
- SATA 2.0
- QSGMII(only for T1040D4RDB)
- DDR Controller
- Supports rates of up to 1600 MHz data-rate
- Supports one DDR4 UDIMM
-IFC/Local Bus
- NAND flash: 1GB 8-bit NAND flash
- NOR: 128MB 16-bit NOR Flash
- Ethernet
- Two on-board RGMII 10/100/1G ethernet ports.
- PHY #0 remains powered up during deep-sleep
- CPLD
- Clocks
- System and DDR clock (SYSCLK, “DDRCLK”)
- SERDES clocks
- Power Supplies
- USB
- Supports two USB 2.0 ports with integrated PHYs
- Two type A ports with 5V@1.5A per port.
- SDHC
- SDHC/SDXC connector
- SPI
- On-board 64MB SPI flash
- I2C
- Devices connected: EEPROM, thermal monitor, VID controller
- Other IO
- Two Serial ports
- ProfiBus port
Add support for T1040/T1042D4RDB board:
-add device tree
-Add entry corenet_generic.c, as it is similar to other corenet platforms
Signed-off-by: Vijay Rai <vijay.rai@freescale.com>
Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Change-Id: I4ff308a7884107dec88fac26e91feb3e85065d3f
Reviewed-on: http://git.am.freescale.net:8181/33157
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
T1023RDB is a Freescale Reference Design Board that hosts T1023 SoC.
This patch addes support for t1023rdb.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: I58c350794d657c653ff0b37bfede1179a7b39370
Reviewed-on: http://git.am.freescale.net:8181/32940
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Xiaobo Xie <X.Xie@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
As DIU/display feature exists on t1024 instead of t1023,
so move display alias to t1024si-post.dtsi.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: I831f211f8f85142622e63706204df2265f80ed0d
Reviewed-on: http://git.am.freescale.net:8181/32939
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Xiaobo Xie <X.Xie@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
Add 2.5G SGMII support for T1024RDB Rev-B.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: I5e278f2dacde8c27b42c6486808366f8009186a2
Reviewed-on: http://git.am.freescale.net:8181/26736
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Xiaobo Xie <X.Xie@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
Commit 746c9e9f92dd "of/base: Fix PowerPC address parsing hack" limited
the applicability of the workaround whereby a missing ranges is treated
as an empty ranges. This workaround was hiding a bug in the etsec2
device tree nodes, which have children with reg, but did not have
ranges.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Reported-by: Alexander Graf <agraf@suse.de>
Change-Id: I4c77ddeeb3c8de2ae180d8a24aae9871f2988fa6
Reviewed-on: http://git.am.freescale.net:8181/33083
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Honghua Yin <Hong-Hua.Yin@freescale.com>
|
|
Change-Id: Ib01669212bd4b4b7abf6eb5ede61247ecdf39cb7
Signed-off-by: Mandy Lavi <mandy.lavi@freescale.com>
Reviewed-on: http://git.am.freescale.net:8181/25513
Reviewed-by: Zhenhua Luo <zhenhua.luo@freescale.com>
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Igal Liberman <Igal.Liberman@freescale.com>
Reviewed-by: Matthew Weigel <Matthew.Weigel@freescale.com>
|
|
Change-Id: I1ddb4cd74ca1f453fb9ca7e7ec75fce2bc58b1b0
Signed-off-by: Mandy Lavi <mandy.lavi@freescale.com>
Reviewed-on: http://git.am.freescale.net:8181/25447
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Igal Liberman <Igal.Liberman@freescale.com>
Reviewed-by: Nir Erez <nir.erez@freescale.com>
Reviewed-by: Matthew Weigel <Matthew.Weigel@freescale.com>
|
|
C29xPCIe has NAND flash present on IFC CS1.
So update "ranges" field for NAND flash on CS1.
Signed-off-by: Jaiprakash Singh <b44839@freescale.com>
Change-Id: Id3bcf527929b9caeda9a81a1712b030e364ed64c
Reviewed-on: http://git.am.freescale.net:8181/24113
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Reviewed-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Reviewed-by: Richard Schmitt <richard.schmitt@freescale.com>
|
|
RTC interrupt uses IRQ11 on T2080QDS.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: I5f4c3f89d007c48009ad3368a1f6ed5e31f4e464
Reviewed-on: http://git.am.freescale.net:8181/24195
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Dongsheng Wang <dongsheng.wang@freescale.com>
Reviewed-by: Richard Schmitt <richard.schmitt@freescale.com>
|
|
Default rx frame queue id should match with usdpaa xml policy
file. Policy file is used to set FMAN configuration.
Signed-off-by: Sandeep Singh <sandeep@freescale.com>
Change-Id: I696d604c0811a8aa0b1ccf4ca6a67a0384eb558d
Reviewed-on: http://git.am.freescale.net:8181/23859
Reviewed-by: Vakul Garg <vakul@freescale.com>
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Matthew Weigel <Matthew.Weigel@freescale.com>
|
|
- enable CONFIG_RTC_DRV_DS1307 to support DS1339 RTC for T1024RDB.
- enable CONFIG_I2C_MUX and CONFIG_I2C_MUX_PCA954x for T102x/T104x QDS/RDB.
- enable CONFIG_MTD_SPI_NOR_BASE and update compatible to "micron,n25q512ax3"
for SPI flash on T102xRDB and T104xRDB.
- fix typo for CONFIG_SENSORS_LM90.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: I3506779d51192d2bfaa28a3f863c019b612b6f96
Reviewed-on: http://git.am.freescale.net:8181/23525
Reviewed-by: Shaohui Xie <Shaohui.Xie@freescale.com>
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Matthew Weigel <Matthew.Weigel@freescale.com>
|
|
Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
Change-Id: I5c7000288297384a04f33906e668f520bafc00d8
Reviewed-on: http://git.am.freescale.net:8181/23308
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Dongsheng Wang <dongsheng.wang@freescale.com>
Reviewed-by: Roy Pledge <roy.pledge@freescale.com>
Reviewed-by: Richard Schmitt <richard.schmitt@freescale.com>
|
|
- add CONFIG_FMAN_V3L by default for FMan_V3L platform.
- t1024 officially supports 6 portals of QMan/BMan instead of 10
- remove CONFIG_ALTIVEC as e5500 core has no ALTIVEC.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: I71a5426ad441ef034c66e2d794a86b366092530d
Reviewed-on: http://git.am.freescale.net:8181/23188
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Mandy Lavi <Mandy.Lavi@freescale.com>
Reviewed-by: Richard Schmitt <richard.schmitt@freescale.com>
|
|
Including: P3041DS P5020DS P5040DS B4QDS
The kernel config for this device is CONFIG_SENSORS_INA2XX.
Signed-off-by: Jia Hongtao <hongtao.jia@freescale.com>
(cherry picked from commit bb192142c33657ec9f2e667878766031514829db)
Signed-off-by: Matthew Weigel <Matthew.Weigel@freescale.com>
Conflicts:
arch/powerpc/boot/dts/b4qds.dtsi
|
|
Including: T1040RDB T1042RDB T208xQDS T208xRDB B4QDS T4240QDS
For T208xRDB and T4240QDS, ADT7481 is used. But kernel now only supports
ADT7461. So for now ADT7481 is treated as ADT7461.
The kernel config for thermal monitor is CONFIG_SENSORS_LM90.
Signed-off-by: Jia Hongtao <hongtao.jia@freescale.com>
Change-Id: Ifae889c238fd53e0abc3b75516e484f1ccf6e659
Reviewed-on: http://git.am.freescale.net:8181/23080
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Yang Li <LeoLi@freescale.com>
Reviewed-by: Yuantian Tang <yuantian.tang@freescale.com>
Reviewed-by: Matthew Weigel <Matthew.Weigel@freescale.com>
|
|
which has 8KB CCSR memory space instead of 4KB on QMan rev1.
Change back 4KB CCSR memory space for QMan rev1 and rev2, then
update soc *-post device trees for those SoCs which have QMan v3.
Change-Id: I5878c1b87430c5f7f6f098399d7d55202109adcf
Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
Reviewed-on: http://git.am.freescale.net:8181/22072
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Richard Schmitt <richard.schmitt@freescale.com>
|
|
Change-Id: I0a4d3aff82f65a11f47f41573e054a8a490bc984
Signed-off-by: Vakul Garg <vakul@freescale.com>
Reviewed-on: http://git.am.freescale.net:8181/20888
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Richard Schmitt <richard.schmitt@freescale.com>
|
|
Merge remote-tracking branch 't1024-linux/master'
|
|
- Add usdpaa device tree for t1024qds and t1024rdb.
- Add default capwap dts for t1024qds and t1024rdb.
Signed-off-by: Vakul Garg <vakul@freescale.com>
Signed-off-by: Pan Jiafei <Jiafei.Pan@freescale.com>
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: Ic9da808112675f0c1db67307c96461b0b69f7260
Reviewed-on: http://git.am.freescale.net:8181/21427
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
|
|
- enable mixed mode of MPIC for deep sleep
- add deep sleep support for t1024
- add SDXC support for T1024QDS
- add TDM node in dts for Maxim DS26522 Riser card.
Signed-off-by: Wang Dongsheng <dongsheng.wang@freescale.com>
Signed-off-by: Xie Xiaobo <X.Xie@freescale.com>
Signed-off-by: Zhao Qiang <B45475@freescale.com>
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: I9cb45b4a02814a4f4cd0a320510361c424545d44
Reviewed-on: http://git.am.freescale.net:8181/21426
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
|
|
use the common compatible "fsl,deepsleep-cpld" for deepsleep on multiple boards.
Signed-off-by: Wang Dongsheng <dongsheng.wang@freescale.com>
Change-Id: I7efc5292421376d4ca62a4f1489ce7fb9258097d
Reviewed-on: http://git.am.freescale.net:8181/21424
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Xiaobo Xie <X.Xie@freescale.com>
Reviewed-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
|
|
T1024RDB is a Freescale Reference Design Board that hosts the T1024 SoC.
T1024RDB board Overview
-----------------------
- Processor: T1024 SoC integrating two 64-bit e5500 cores up to 1.4GHz
- DDR: 64-bit 4GB DDR3L UDIMM with ECC and interleaving support
- Ethernet: two 10M/100M/1Gbps RGMII ports and one 10Gbps Base-T port on-board
- Accelerator: DPAA components consist of FMan, BMan, QMan, PME, DCE and SEC
- SerDes: 4 lanes up to 10.3125GHz
- IFC: 128MB NOR Flash, 1GB NAND Flash and CPLD system controlling
- PCIe: one PCIe slot and two Mini-PCIe connectors on-board
- USB: two Type-A USB2.0 ports with internal PHY
- eSDHC: one SDHC/MMC/eMMC connector
- eSPI: one 64MB N25Q512 SPI flash
- QE-TDM: support TDM Riser card
- 32-bit RISC controller for flexible support of the communications peripherals
- Serial DMA channel for receive and transmit on all serial channels
- Two universal communication controllers, supporting TDM, HDLC, and UART
- I2C: four I2C controllers
- UART: two UART on board
- Deep sleep power management implementaion
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: Ie933ad91dc0f214f84c40259f99bc6b0b927be87
Reviewed-on: http://git.am.freescale.net:8181/21422
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Xiaobo Xie <X.Xie@freescale.com>
|
|
Add support for Freescale T1024/T1023 QorIQ Development System Board.
T1024QDS is a high-performance computing evaluation, development and
test platform for T1024 QorIQ Power Architecture processor.
T1024QDS board Overview
-----------------------
- T1024 SoC integrating two 64-bit e5500 cores up to 1.4GHz
- CoreNet fabric supporting coherent and noncoherent transactions with
prioritization and bandwidth allocation
- 32-/64-bit DDR3L/DDR4 SDRAM memory controller with ECC and interleaving support
- Accelerator: DPAA components consist of FMan, BMan, QMan, PME, DCE and SEC
- Ethernet interfaces:
- Two 10M/100M/1G RGMII ports on-board
- Three 1G/2.5Gbps SGMII ports
- Four 1Gbps QSGMII ports
- one 10Gbps XFI or 10G Base-KR interface
- SerDes: 4 lanes up to 10.3125GHz Supporting SGMII/QSGMII, XFI, PCIe, SATA and Aurora
- PCIe: Three PCI Express controllers with five PCIe slots.
- IFC: 128MB NOR Flash, 2GB NAND Flash, PromJet debug port and Qixis FPGA
- Video: DIU supports video up to 1280x1024x32 bpp.
- Chrontel CH7201 for HDMI connection.
- TI DS90C387R for direct LCD connection.
- Raw (not encoded) video connector for testing or other encoders.
- QUICC Engine block
- 32-bit RISC controller for flexible support of the communications peripherals
- Serial DMA channel for receive and transmit on all serial channels
- Two universal communication controllers, supporting TDM, HDLC, and UART
- Deep sleep power management implementaion (wakeup from GPIO/Timer/Ethernet/USB)
- eSPI: Three SPI flash devices.
- SATA: one SATA 2.O.
- USB: Two USB2.0 ports with internal PHY (one Type-A and one micro Type mini-AB)
- eSDHC: Support SD, SDHC, SDXC and MMC/eMMC.
- I2C: Four I2C controllers.
- UART: Two UART on board.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: I8d4f93e21c2f6d76fa09144994e9724596a3a601
Reviewed-on: http://git.am.freescale.net:8181/21421
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Xiaobo Xie <X.Xie@freescale.com>
|
|
The T1024 SoC includes the following function and features:
- Two 64-bit Power architecture e5500 cores, up to 1.4GHz
- private 256KB L2 cache each core and shared 256KB CoreNet platform cache (CPC)
- 32-/64-bit DDR3L/DDR4 SDRAM memory controller with ECC and interleaving support
- Data Path Acceleration Architecture (DPAA) incorporating acceleration
- Four MAC for 1G/2.5G/10G network interfaces (RGMII, SGMII, QSGMII, XFI)
- High-speed peripheral interfaces
- Three PCI Express 2.0 controllers
- Additional peripheral interfaces
- One SATA 2.0 controller
- Two USB 2.0 controllers with integrated PHY
- Enhanced secure digital host controller (SD/eSDHC/eMMC)
- Enhanced serial peripheral interface (eSPI)
- Four I2C controllers
- Four 2-pin UARTs or two 4-pin UARTs
- Integrated Flash Controller supporting NAND and NOR flash
- Two 8-channel DMA engines
- Multicore programmable interrupt controller (PIC)
- LCD interface (DIU) with 12 bit dual data rate
- QUICC Engine block supporting TDM, HDLC, and UART
- Deep Sleep power implementaion (wakeup from GPIO/Timer/Ethernet/USB)
- Support for hardware virtualization and partitioning enforcement
- QorIQ Platform's Trust Architecture 2.0
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Change-Id: If6cc23503c20f25f1ae2d59d64e06bee2be85753
Reviewed-on: http://git.am.freescale.net:8181/21420
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Xiaobo Xie <X.Xie@freescale.com>
|
|
On the t208xrdb and t1040rdb, the SPI devices use
n25q512ax3, and not n25q512a.
Signed-off-by: Chunhe Lan <Chunhe.Lan@freescale.com>
Change-Id: Ied5fdda2e98b24bc06e449bbb23d18e6d53fdde1
Reviewed-on: http://git.am.freescale.net:8181/22634
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Reviewed-by: Richard Schmitt <richard.schmitt@freescale.com>
|
|
Change-Id: I65f6c770784cdf4ff8e5a16283597aec86daee56
Signed-off-by: Mandy Lavi <mandy.lavi@freescale.com>
Reviewed-on: http://git.am.freescale.net:8181/17428
Reviewed-by: Igal Liberman <Igal.Liberman@freescale.com>
Reviewed-by: Mandy Lavi <Mandy.Lavi@freescale.com>
Tested-by: Mandy Lavi <Mandy.Lavi@freescale.com>
|
|
qe-hdlc worked in internal-loopback without TDMR ds26522,
now it can work with TDMR ds26522 in normal mode,
so modify it to normal mode.
Signed-off-by: Zhao Qiang <B45475@freescale.com>
Change-Id: I7eeb4ec196d74cb53f3bffced0889637c72ed5d6
Reviewed-on: http://git.am.freescale.net:8181/19008
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Xiaobo Xie <X.Xie@freescale.com>
Reviewed-by: Richard Schmitt <richard.schmitt@freescale.com>
|
|
add slic tdm node into t1040rdb.dts
Signed-off-by: Zhao Qiang <B45475@freescale.com>
Change-Id: I1862ebef1b7bfd5a43258afbd62bcfe417dc61c0
Reviewed-on: http://git.am.freescale.net:8181/19000
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Xiaobo Xie <X.Xie@freescale.com>
Reviewed-by: Richard Schmitt <richard.schmitt@freescale.com>
|
|
the device tree is walked in a bottom-up order to suspend devices.
Callback sequence of devices is determinated by the first
time it appears in device tree not where it is defined, thus add
two placeholders of bqman before fman to make sure fman suspended
before bqman.
Signed-off-by: Zhang Zhuoyu <Zhuoyu.Zhang@freescale.com>
|
|
|