summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_bios.c
AgeCommit message (Expand)Author
2013-04-18drm/i915: set CPT FDI RX polarity bits based on VBTPaulo Zanoni
2013-04-08drm/i915: Don't touch South Display when PCH_NOPBen Widawsky
2012-12-10Merge branch 'drm-next-3.8' of git://people.freedesktop.org/~agd5f/linux into...Dave Airlie
2012-11-22drm/i915: do not default to 18 bpp for eDP if missing from VBTJani Nikula
2012-11-21drm/i915: Only check for valid PP_{ON, OFF}_DELAYS on pre ILK hardwareDamien Lespiau
2012-10-02UAPI: (Scripted) Convert #include "..." to #include <path/...> in drivers/gpu/David Howells
2012-10-02UAPI: (Scripted) Remove redundant DRM UAPI header #inclusions from drivers/gpu/.David Howells
2012-06-27drm/i915/bios: cleanup return type of intel_parse_bios()Dan Carpenter
2012-04-12Merge branch 'drm-intel-next' of git://people.freedesktop.org/~danvet/drm-int...Dave Airlie
2012-04-01drm/i915: quirk away broken OpRegion VBTDaniel Vetter
2012-03-28drm/i915/intel_i2c: refactor using intel_gmbus_get_adapterDaniel Kurtz
2012-03-22drm/i915: Check VBIOS value for determining LVDS dual channel mode, tooTakashi Iwai
2012-03-01i915: Add option to bypass vbt table.Mathias Fröhlich
2012-02-27drm/i915/bios: Downgrade the "signature missing" DRM_ERROR to debugChris Wilson
2012-01-17drm/i915: Use kcalloc instead of kzalloc to allocate arrayThomas Meyer
2011-10-20drm/i915: Remove "i2c_speed" nonsense from child device tableAdam Jackson
2011-10-20Merge branch 'fix-pch-refclk' into fooKeith Packard
2011-09-27drv/i915: Pull display_clock_mode out of VBT tableKeith Packard
2011-09-27drm/i915: Use DRM_DEBUG_KMS for all messages in intel_bios.cKeith Packard
2011-09-27drm/i915: broken copyright encoding in intel_bios.cKeith Packard
2011-09-20Drivers: i915: Fix all space related issues.Akshay Joshi
2011-07-13drm/i915/bios: Avoid temporary allocation whilst searching for downclockChris Wilson
2011-04-28drm: Verify debug message argumentsJoe Perches
2011-02-22Revert "drm/i915: Disable SSC for outputs other than LVDS or DP"Chris Wilson
2011-02-01drm/i915: Override SDVO panel type in VBTChris Wilson
2011-01-19drm/i915: Disable SSC for outputs other than LVDS or DPChris Wilson
2011-01-19drm/i915/bios: Change default clock source on PineView to use SSCBryan Freed
2011-01-13drm/i915: Add a module option to override the use of SSCChris Wilson
2010-12-30Revert "drm/i915/bios: Reverse order of 100/120 Mhz SSC clocks"Chris Wilson
2010-12-14drm/i915/bios: Reverse order of 100/120 Mhz SSC clocksChris Wilson
2010-10-21drm/i915: IS_IRONLAKE is synonymous with gen == 5Chris Wilson
2010-10-19drm/i915: Initialize panel timing registers if VBIOS did notBryan Freed
2010-10-08drm/i915: fetch eDP configuration data from the VBTJesse Barnes
2010-09-30i915: Added function to initialize VBT settingsSimon Que
2010-09-28drm/i915/sdvo: Fix GMBUSificationChris Wilson
2010-09-24drm/i915: Parse the eDP link configuration from the vBIOSChris Wilson
2010-09-22drm/i915: Don't offset the pin used for crt_ddcChris Wilson
2010-09-18drm/i915: use GMBUS to manage i2c linksChris Wilson
2010-09-12drm/i915/bios: Prevent NULL dereference after allocation failureChris Wilson
2010-09-08drm/i915: Use the VBT from OpRegion when available (v3)Chris Wilson
2010-06-01drm/i915: Honor sync polarity from VBT panel timing descriptorsAdam Jackson
2010-05-10drm/i915: Fix DDC bus selection for multifunction SDVOAdam Jackson
2010-03-17drivers/gpu/drm/i915/intel_bios.c: fix continuation line formatsJoe Perches
2010-02-26drm/i915: Add initial bits for VGA modesetting bringup on Sandybridge.Eric Anholt
2010-01-15drm/i915: parse eDP panel color depth from VBT blockZhenyu Wang
2010-01-15drm/i915: disable LVDS downclock by defaultJesse Barnes
2009-12-07drm/i915: Fix product names and #definesAdam Jackson
2009-12-01drm/i915: parse child device from VBTZhao Yakui
2009-12-01drm/i915: fix gpio register detection logic for BIOS without VBTShaohua Li
2009-11-25drm/i915: Check whether the LVDS downclock is found in VBTZhao Yakui
generated by cgit v0.10.2 at 2024-11-01 06:38:28 (GMT)