summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm
AgeCommit message (Expand)Author
2012-10-03drm/nve0/gr: enable use of our fuc by defaultBen Skeggs
2012-10-03drm/nve0/gr: remove 0x404160 bashing from hub fucBen Skeggs
2012-10-03drm/nve0/gr: initial fuc implementation, based on fermi's codeBen Skeggs
2012-10-03drm/nve0/ibus: handle PIBUS interrupts to prevent stormBen Skeggs
2012-10-03drm/nouveau/sw: trap and clear PMC_INTR_0_SOFTWAREBen Skeggs
2012-10-03drm/nouveau: quiet some static-related sparse noiseMarcin Slusarz
2012-10-03drm/nouveau: constify instances of nouveau_bitfield and nouveau_enum structsMarcin Slusarz
2012-10-03drm/nouveau/fifo: use defines instead of hardcoded class idsBen Skeggs
2012-10-03drm/nouveau/dmaobj: reject unsupported parent types instead of half-succeedingBen Skeggs
2012-10-03drm/nouveau: add defines for internal class namesBen Skeggs
2012-10-03drm/nv50/fifo: add support for dma channel classBen Skeggs
2012-10-03drm/nv84/fifo: add support for dma channel classBen Skeggs
2012-10-03drm/nouveau/fifo: version the dma channel class structBen Skeggs
2012-10-03drm/nouveau/fifo: separate object classes for dma channelsBen Skeggs
2012-10-03drm/nouveau: restore fifo chid information in engine error messagesBen Skeggs
2012-10-03drm/nouveau/core: have fifo store a unique context identifier at attach timeBen Skeggs
2012-10-03drm/nouveau/fifo: add method to lookup fifo chid related to a given objectBen Skeggs
2012-10-03drm/nouveau/core: protect engine context list with hardirq-safe spinlockBen Skeggs
2012-10-03drm/nv84/fifo: mask only the engine we're waiting on for channel unloadBen Skeggs
2012-10-03drm/nve0: use async copy engine for ttm buffer moves if availableBen Skeggs
2012-10-03drm/nve0/copy: add initial support for the async copy enginesBen Skeggs
2012-10-03drm/nve0/fifo: support engine selection when creating fifo channelsBen Skeggs
2012-10-03drm/nouveau/device: return proper error codes if ioremap failsBen Skeggs
2012-10-03drm/nouveau/core: remove some left-over pieces from the porting processBen Skeggs
2012-10-03drm/nvc0-/gr: remove reset-after-grctx-construction hackBen Skeggs
2012-10-03drm/nouveau: add Kconfig options for debug controlBen Skeggs
2012-10-03drm/nouveau: port remainder of drm code, and rip out compat layerBen Skeggs
2012-10-03drm/nouveau/device: include the official chipset namesBen Skeggs
2012-10-03drm/nouveau/backlight: remove dependence on nouveau_drv.hBen Skeggs
2012-10-03drm/nouveau: flatten nv{Read,Write}{MC,VIDEO,FB,EXTDEV}Ben Skeggs
2012-10-03drm/nouveau: move compat ioctl out of nouveau_drv.hBen Skeggs
2012-10-03drm/nouveau/acpi: move definitions out of nouveau_drv.hBen Skeggs
2012-10-03drm/nouveau/mxm: split up into bios code and a subdev moduleBen Skeggs
2012-10-03drm/nouveau: start culling unused codeBen Skeggs
2012-10-03drm/nouveau: port all engines to new engine module formatBen Skeggs
2012-10-03drm/nvc0-/gr: generate grctx template at init time, not first context ctorBen Skeggs
2012-10-03drm/nvc0-/gr: share headers between fermi and kepler graphics codeBen Skeggs
2012-10-03drm/nouveau/pageflip: kick flip handling out of engsw and into fenceBen Skeggs
2012-10-03drm/nouveau: move some more code around to more appropriate placesBen Skeggs
2012-10-03drm/nvc0-nve0/graph: rename dev to priv, no code changesBen Skeggs
2012-10-03drm/nouveau/fence: un-port from nouveau_exec_engine interfacesBen Skeggs
2012-10-03drm/nouveau: pull nouveau_gem definitions into their own headerBen Skeggs
2012-10-03drm/nouveau: pull nouveau_bo definitions into their own headerBen Skeggs
2012-10-03drm/nv04/disp: kick all private state out to own headerBen Skeggs
2012-10-03drm/nouveau/instmem: completely new implementation, as a subdev moduleBen Skeggs
2012-10-03drm/nouveau: remove last use of nouveau_gpuobj_new_fake()Ben Skeggs
2012-10-03drm/nv50/instmem: remove use of nouveau_gpuobj_new_fake()Ben Skeggs
2012-10-03drm/nouveau/gpuobj: remove flags for vm-mappingsBen Skeggs
2012-10-03drm/nouveau/gpuobj: create wrapper functions for mapping gpuobj into vm/barBen Skeggs
2012-10-03drm/nvc0/fifo: handle bar1 control regs much like fifo/nve0Ben Skeggs
generated by cgit v0.10.2 at 2024-11-09 00:33:09 (GMT)