summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/powerpc/fsl/l2-switch.txt
blob: c192f745008755b3186d79242cecab555d194c5c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
T1040 L2switch Device Tree Binding
Copyright (C) 2013 Freescale Semiconductor Inc.

CONTENTS
  - Overview
  - L2switch Node
  - Port Node

=====================================================================
Overview

DESCRIPTION

    T1040 integrates a Gigabit Ethernet switch core with eight 10/100/1000 Mbps
    Ethernet ports and two 10/100/1000/2500 Mbps ports.

=====================================================================
L2switch Node

Description

    This node specifies the address range of l2switch configuration registers
    and interrupts.  It also contains a set of child nodes defining the
    Ethernet ports.

PROPERTIES

   - compatible
      Usage: required
      Value type: <string>
      Definition: Must include "vitesse-9953"

   - reg
      Usage: required
      Value type: <prop-encoded-array>
      Definition: Standard property which specifies the physical address and
      length of the l2switch configuration registers.

   - interrupts
      Usage: required
      Value type: <prop_encoded-array>
      Definition:  Standard property, specifies the interrupts generated by
           this device.
           The value of the interrupts property consists of one interrupt
           specifier.  The format of the specifier is defined by the binding
           document describing the node's interrupt parent.

=====================================================================
Port Node

Description

    This node specifies the status and connection type of each of the Ethernet
    ports.

PROPERTIES

   - compatible
     Usage: required
     Value type: <string>
     Definition: Must include "vitesse-9953-port"

   - port-index
     Usage: required
     Value type: <u32>
     Definition: Specifies the port index.  Values 0, 1 are used by the two
             internal 10/100/1000/2500 Mbps ports, values 2-9 are used by the
             eight external 10/100/1000 Mbps ports.

   - phy-connection-type
     Usage: required
     Value type: <string>
     Definition: Specifies the controller/PHY interface type.

   - status
     Usage: optional
     Value type: <string>
     Definition: Standard property.
             Indicates the operational status of the port.  "disabled" is used
             to indicate that the port is not usable (for example because the
             QSGMII link to the PHYs is not available with current RCW).

   - fixed-link
     Usage: optional
     Value type: <prop_encoded-array>
     Definition: Specifies link parameters in the absence of a PHY.
             <a b c d e> where a is emulated phy id - must be unique to among
             all specified fixed-links, b is duplex - 0 half, 1 full, c is
             link speed - 10/100/1000/2500, d is pause - 0 no pause, 1 pause,
             e is asym_pause - 0 no asym_pause, 1 asym_pause.

  - phy-handle
     Usage: optional
     Value type: <phandle>
     Definition: The phandle for the PHY connected to this l2switch port.


    Note: All other standard properties (see the ePAPR) are allowed but are
    optional.