summaryrefslogtreecommitdiff
path: root/arch/arm/mach-imx/pm-ls1.c
blob: 8ad1b8597984652f451d9c603b5528c7a6e04003 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
/*
 * Support deep sleep feature for LS1
 *
 * Copyright 2014 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute	it and/or modify it
 * under  the terms of	the GNU General	 Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

#include <linux/kernel.h>
#include <linux/suspend.h>
#include <linux/io.h>
#include <linux/of_platform.h>
#include <linux/of_address.h>
#include <linux/cpu_pm.h>
#include <asm/suspend.h>
#include <asm/delay.h>
#include <asm/cp15.h>
#include <asm/cacheflush.h>
#include <asm/idmap.h>

#include "common.h"
#include "sleep-ls1.h"

#define FSL_SLEEP		0x1
#define FSL_DEEP_SLEEP		0x2

#define DCSR_EPU_EPSMCR15	0x278
#define DCSR_EPU_EPECR0		0x300
#define DCSR_RCPM_CG1CR0	0x31c
#define DCSR_RCPM_CSTTACR0	0xb00

#define CCSR_SCFG_DPSLPCR	0
#define CCSR_SCFG_DPSLPCR_VAL	0x1
#define CCSR_SCFG_PMCINTECR	0x160
#define CCSR_SCFG_PMCINTECR_LPUART	0x40000000
#define CCSR_SCFG_PMCINTECR_FTM		0x20000000
#define CCSR_SCFG_PMCINTECR_GPIO	0x10000000
#define CCSR_SCFG_PMCINTECR_IRQ0	0x08000000
#define CCSR_SCFG_PMCINTECR_IRQ1	0x04000000
#define CCSR_SCFG_PMCINTECR_ETSECRXG0	0x00800000
#define CCSR_SCFG_PMCINTECR_ETSECRXG1	0x00400000
#define CCSR_SCFG_PMCINTECR_ETSECERRG0	0x00080000
#define CCSR_SCFG_PMCINTECR_ETSECERRG1	0x00040000
#define CCSR_SCFG_PMCINTLECR	0x164
#define CCSR_SCFG_PMCINTSR	0x168
#define CCSR_SCFG_SPARECR2	0x504
#define CCSR_SCFG_SPARECR3	0x508
#define CCSR_SCFG_CLUSTERPMCR	0x904
#define CCSR_SCFG_CLUSTERPMCR_WFIL2EN	0x80000000

#define CCSR_DCFG_CRSTSR	0x400
#define CCSR_DCFG_CRSTSR_VAL	0x00000008

#define CCSR_RCPM_POWMGTCSR		0x130
#define CCSR_RCPM_POWMGTCSR_LPM20_REQ	0x00100000
#define CCSR_RCPM_POWMGTCSR_LPM20_ST	0x00000200
#define CCSR_RCPM_POWMGTCSR_P_LPM20_ST	0x00000100
#define CCSR_RCPM_CLPCL10SETR		0x1c4
#define CCSR_RCPM_CLPCL10SETR_C0	0x1
#define CCSR_RCPM_IPPDEXPCR0		0x140
#define CCSR_RCPM_IPPDEXPCR0_ETSEC	0x80000000
#define CCSR_RCPM_IPPDEXPCR0_GPIO	0x00000040
#define CCSR_RCPM_IPPDEXPCR1		0x144
#define CCSR_RCPM_IPPDEXPCR1_LPUART	0x40000000
#define CCSR_RCPM_IPPDEXPCR1_FLEXTIMER	0x20000000
#define CCSR_RCPM_IPPDEXPCR1_OCRAM1	0x10000000

#define QIXIS_CTL_SYS			0x5
#define QIXIS_CTL_SYS_EVTSW_MASK	0x0c
#define QIXIS_CTL_SYS_EVTSW_IRQ		0x04

#define QIXIS_PWR_CTL2		0x21
#define QIXIS_PWR_CTL2_PCTL	0x2

#define OCRAM_BASE	0x10000000
#define OCRAM_SIZE	0x10000		/* 64K */
/* use the last page of SRAM */
#define SRAM_CODE_BASE_PHY	(OCRAM_BASE + OCRAM_SIZE - PAGE_SIZE)

#define SLEEP_ARRAY_SIZE	3

static u32 ippdexpcr0, ippdexpcr1;

struct ls1_pm_baseaddr {
	void __iomem *epu;
	void __iomem *dcsr_rcpm1;
	void __iomem *dcsr_rcpm2;
	void __iomem *rcpm;
	void __iomem *scfg;
	void __iomem *dcfg;
	void __iomem *fpga;
	void __iomem *sram;
};

/* 128 bytes buffer for restoring data broke by DDR training initialization */
#define DDR_BUF_SIZE	128
static u8 ddr_buff[DDR_BUF_SIZE] __aligned(64);
static struct ls1_pm_baseaddr ls1_pm_base;
/* supported sleep modes by the present platform */
static unsigned int sleep_modes;
static suspend_state_t ls1_pm_state;

static int ls1_pm_iomap(int deepsleep)
{
	struct device_node *np;
	void *base;

	np = of_find_compatible_node(NULL, NULL, "fsl,ls1021a-scfg");
	base = of_iomap(np, 0);
	BUG_ON(!base);
	ls1_pm_base.scfg = base;

	if (!deepsleep)
		return 0;

	np = of_find_compatible_node(NULL, NULL, "fsl,ls1021a-dcsr-epu");
	base = of_iomap(np, 0);
	BUG_ON(!base);
	ls1_pm_base.epu = base;

	np = of_find_compatible_node(NULL, NULL, "fsl,ls1021a-dcsr-rcpm");
	base = of_iomap(np, 0);
	BUG_ON(!base);
	ls1_pm_base.dcsr_rcpm1 = base;
	base = of_iomap(np, 1);
	BUG_ON(!base);
	ls1_pm_base.dcsr_rcpm2 = base;

	np = of_find_compatible_node(NULL, NULL, "fsl,ls1021a-dcfg");
	base = of_iomap(np, 0);
	BUG_ON(!base);
	ls1_pm_base.dcfg = base;

	np = of_find_compatible_node(NULL, NULL, "fsl,ls1021aqds-fpga");
	if (np) {
		base = of_iomap(np, 0);
		BUG_ON(!base);
		ls1_pm_base.fpga = base;
	} else {
		np = of_find_compatible_node(NULL, NULL,
					"fsl,ls1021atwr-cpld");
		if (!np) {
			pr_err("%s: Can not find cpld/fpga node.\n", __func__);
			return -ENODEV;
		}
	}

	base = ioremap(SRAM_CODE_BASE_PHY, PAGE_SIZE);
	BUG_ON(!base);
	ls1_pm_base.sram = base;

	return 0;
}

static void ls1_pm_uniomap(int deepsleep)
{
	iounmap(ls1_pm_base.scfg);
	if (!deepsleep)
		return;

	iounmap(ls1_pm_base.epu);
	iounmap(ls1_pm_base.dcsr_rcpm1);
	iounmap(ls1_pm_base.dcsr_rcpm2);
	iounmap(ls1_pm_base.dcfg);

	if (ls1_pm_base.fpga)
		iounmap(ls1_pm_base.fpga);

	iounmap(ls1_pm_base.sram);
}

static void ls1_setup_pmc_int(void)
{
	u32 pmcintecr;

	pmcintecr = 0;
	if (ippdexpcr0 & CCSR_RCPM_IPPDEXPCR0_ETSEC)
		pmcintecr |= CCSR_SCFG_PMCINTECR_ETSECRXG0 |
			     CCSR_SCFG_PMCINTECR_ETSECRXG1 |
			     CCSR_SCFG_PMCINTECR_ETSECERRG0 |
			     CCSR_SCFG_PMCINTECR_ETSECERRG1;

	if (ippdexpcr0 & CCSR_RCPM_IPPDEXPCR0_GPIO)
		pmcintecr |= CCSR_SCFG_PMCINTECR_GPIO;

	if (ippdexpcr1 & CCSR_RCPM_IPPDEXPCR1_LPUART)
		pmcintecr |= CCSR_SCFG_PMCINTECR_LPUART;

	if (ippdexpcr1 & CCSR_RCPM_IPPDEXPCR1_FLEXTIMER)
		pmcintecr |= CCSR_SCFG_PMCINTECR_FTM;

	/* always set external IRQ pins as wakeup source */
	pmcintecr |= CCSR_SCFG_PMCINTECR_IRQ0 | CCSR_SCFG_PMCINTECR_IRQ1;

	iowrite32be(0, ls1_pm_base.scfg + CCSR_SCFG_PMCINTLECR);
	/* clear PMC interrupt status */
	iowrite32be(0xffffffff, ls1_pm_base.scfg + CCSR_SCFG_PMCINTSR);
	/* enable wakeup interrupt during deep sleep */
	iowrite32be(pmcintecr, ls1_pm_base.scfg + CCSR_SCFG_PMCINTECR);

}

static void ls1_clear_pmc_int(void)
{
	/* disable wakeup interrupt during deep sleep */
	iowrite32be(0, ls1_pm_base.scfg + CCSR_SCFG_PMCINTECR);
	/* clear PMC interrupt status */
	iowrite32be(0xffffffff, ls1_pm_base.scfg + CCSR_SCFG_PMCINTSR);
}

/* set IP powerdown exception, make them work during sleep/deep sleep */
static void ls1_set_powerdown(void)
{
	iowrite32be(ippdexpcr0, ls1_pm_base.rcpm + CCSR_RCPM_IPPDEXPCR0);
	/*
	 * In the case of SD boot, system can't wake from deep sleep
	 * if OCRAM1 is powered down. Therefore, keep it on.
	 */
	ippdexpcr1 |= CCSR_RCPM_IPPDEXPCR1_OCRAM1;
	iowrite32be(ippdexpcr1,	ls1_pm_base.rcpm + CCSR_RCPM_IPPDEXPCR1);
}

static void ls1_save_ddr(void *base)
{
	u32 ddr_buff_addr;

	/*
	 * DDR training initialization will break 128 bytes at the beginning
	 * of DDR, therefore, save them so that the bootloader will restore
	 * them. Assume that DDR is mapped to the address space started with
	 * CONFIG_PAGE_OFFSET.
	 */
	memcpy(ddr_buff, (void *)CONFIG_PAGE_OFFSET, DDR_BUF_SIZE);

	ddr_buff_addr = (u32)__pa(ddr_buff);

	/*
	 * the bootloader will restore the first 128 bytes of DDR from
	 * the location indicated by the register SPARECR3
	 */
	iowrite32(ddr_buff_addr, base + CCSR_SCFG_SPARECR3);
}

static void ls1_set_resume_entry(void *base)
{
	u32 resume_addr;

	/* the bootloader will finally jump to this address to resume kernel */
	resume_addr = (u32)(__pa(ls1_deepsleep_resume));

	/* use the register SPARECR2 to save the return entry */
	iowrite32(resume_addr, base + CCSR_SCFG_SPARECR2);
}

static void ls1_copy_sram_code(void)
{
	memcpy(ls1_pm_base.sram, ls1_start_fsm, ls1_sram_code_size);
}

static int ls1_start_deepsleep(unsigned long addr)
{
	typedef void (*ls1_deepsleep_t)(unsigned long);
	ls1_deepsleep_t ls1_do_deepsleep_phy;

	/* Switch to the identity mapping */
	setup_mm_for_reboot();
	v7_exit_coherency_flush(all);

	ls1_do_deepsleep_phy =
		(ls1_deepsleep_t)(unsigned long)virt_to_phys(ls1_do_deepsleep);
	ls1_do_deepsleep_phy(addr);

	/* never get here  */
	BUG();

	return 0;
}

void ls1_fsm_setup(void)
{
	iowrite32be(0x00001001, ls1_pm_base.dcsr_rcpm1 + DCSR_RCPM_CSTTACR0);
	iowrite32be(0x00000001, ls1_pm_base.dcsr_rcpm1 + DCSR_RCPM_CG1CR0);

	fsl_epu_setup_default(ls1_pm_base.epu);

	/*
	 * pull the MCKE signal(EVT4_B pin) low before enabling
	 * deep sleep signals by FPGA
	 */
	iowrite32be(0x5, ls1_pm_base.epu + DCSR_EPU_EPECR0);

	iowrite32be(0x76300000, ls1_pm_base.epu + DCSR_EPU_EPSMCR15);
}

static inline void ls1_clrsetbits_be32(void __iomem *addr, u32 clear, u32 set)
{
	u32 tmp;

	tmp = ioread32be(addr);
	tmp = (tmp & ~clear) | set;
	iowrite32be(tmp, addr);
}

static void ls1_enter_deepsleep(void)
{
	u32 tmp;

	/* save DDR data */
	ls1_save_ddr(ls1_pm_base.scfg);

	/* save kernel resume entry */
	ls1_set_resume_entry(ls1_pm_base.scfg);

	/* Request to put cluster 0 in PCL10 state */
	ls1_clrsetbits_be32(ls1_pm_base.rcpm + CCSR_RCPM_CLPCL10SETR,
			    CCSR_RCPM_CLPCL10SETR_C0,
			    CCSR_RCPM_CLPCL10SETR_C0);

	/* setup the registers of the EPU FSM for deep sleep */
	ls1_fsm_setup();

	if (ls1_pm_base.fpga) {
		/* connect the EVENT button to IRQ in FPGA */
		tmp = ioread8(ls1_pm_base.fpga + QIXIS_CTL_SYS);
		tmp &= ~QIXIS_CTL_SYS_EVTSW_MASK;
		tmp |= QIXIS_CTL_SYS_EVTSW_IRQ;
		iowrite8(tmp, ls1_pm_base.fpga + QIXIS_CTL_SYS);

		/* enable deep sleep signals in FPGA */
		tmp = ioread8(ls1_pm_base.fpga + QIXIS_PWR_CTL2);
		iowrite8(tmp | QIXIS_PWR_CTL2_PCTL,
				ls1_pm_base.fpga + QIXIS_PWR_CTL2);
	}

	/* enable Warm Device Reset */
	ls1_clrsetbits_be32(ls1_pm_base.scfg + CCSR_SCFG_DPSLPCR,
			    CCSR_SCFG_DPSLPCR_VAL, CCSR_SCFG_DPSLPCR_VAL);

	ls1_clrsetbits_be32(ls1_pm_base.dcfg + CCSR_DCFG_CRSTSR,
			    CCSR_DCFG_CRSTSR_VAL, CCSR_DCFG_CRSTSR_VAL);

	/* copy the last stage code to sram */
	ls1_copy_sram_code();

	ls1_setup_pmc_int();

	cpu_suspend(SRAM_CODE_BASE_PHY, ls1_start_deepsleep);

	ls1_clear_pmc_int();

	/* disable Warm Device Reset */
	ls1_clrsetbits_be32(ls1_pm_base.scfg + CCSR_SCFG_DPSLPCR,
			    CCSR_SCFG_DPSLPCR_VAL, 0);

	if (ls1_pm_base.fpga) {
		/* disable deep sleep signals in FPGA */
		tmp = ioread8(ls1_pm_base.fpga + QIXIS_PWR_CTL2);
		iowrite8(tmp & ~QIXIS_PWR_CTL2_PCTL,
				ls1_pm_base.fpga + QIXIS_PWR_CTL2);
	}
}

static void ls1_set_power_except(struct device *dev, int on)
{
	int ret;
	u32 value[SLEEP_ARRAY_SIZE];

	/*
	 * Get the values in the "sleep" property. There are three values.
	 * The first points to the RCPM node, the second is the value of
	 * the ippdexpcr0 register, and the third is the value of
	 * the ippdexpcr1 register.
	 */
	ret = of_property_read_u32_array(dev->of_node, "sleep",
						value, SLEEP_ARRAY_SIZE);
	if (ret) {
		dev_err(dev, "%s: Can not find the \"sleep\" property.\n",
			__func__);
		return;
	}

	ippdexpcr0 |= value[1];
	ippdexpcr1 |= value[2];

	pr_debug("%s: set %s as a wakeup source", __func__,
		 dev->of_node->full_name);
}

static void ls1_set_wakeup_device(struct device *dev, void *enable)
{
	/* set each device which can act as wakeup source */
	if (device_may_wakeup(dev))
		ls1_set_power_except(dev, *((int *)enable));
}

/* enable cluster to enter the PCL10 state */
void ls1_set_clusterpm(int enable)
{
	u32 val;

	if (enable)
		val = CCSR_SCFG_CLUSTERPMCR_WFIL2EN;
	else
		val = 0;

	BUG_ON(!ls1_pm_base.scfg);
	iowrite32be(val, ls1_pm_base.scfg + CCSR_SCFG_CLUSTERPMCR);
}

static int ls1_suspend_enter(suspend_state_t state)
{
	int ret = 0;

	ls1_set_powerdown();
	ls1_set_clusterpm(1);

	switch (state) {
	case PM_SUSPEND_STANDBY:
		flush_cache_louis();
		ls1_clrsetbits_be32(ls1_pm_base.rcpm + CCSR_RCPM_POWMGTCSR,
				    CCSR_RCPM_POWMGTCSR_LPM20_REQ,
				    CCSR_RCPM_POWMGTCSR_LPM20_REQ);

		cpu_do_idle();
		break;

	case PM_SUSPEND_MEM:
		ls1_enter_deepsleep();
		break;

	default:
		ret = -EINVAL;
	}

	ls1_set_clusterpm(0);
	return ret;
}

static int ls1_suspend_valid(suspend_state_t state)
{
	if (state == PM_SUSPEND_STANDBY && (sleep_modes & FSL_SLEEP))
		return 1;

	if (state == PM_SUSPEND_MEM && (sleep_modes & FSL_DEEP_SLEEP))
		return 1;

	return 0;
}

static int ls1_suspend_begin(suspend_state_t state)
{
	ls1_pm_state = state;

	ippdexpcr0 = 0;
	ippdexpcr1 = 0;
	dpm_for_each_dev(NULL, ls1_set_wakeup_device);

	if (ls1_pm_state == PM_SUSPEND_MEM)
		return ls1_pm_iomap(1);
	else if (ls1_pm_state == PM_SUSPEND_STANDBY)
		return ls1_pm_iomap(0);

	return 0;
}

static void ls1_suspend_end(void)
{
	if (ls1_pm_state == PM_SUSPEND_MEM)
		ls1_pm_uniomap(1);
	else if (ls1_pm_state == PM_SUSPEND_STANDBY)
		ls1_pm_uniomap(0);
}

static const struct platform_suspend_ops ls1_suspend_ops = {
	.valid = ls1_suspend_valid,
	.enter = ls1_suspend_enter,
	.begin = ls1_suspend_begin,
	.end = ls1_suspend_end,
};


static const struct of_device_id rcpm_matches[] = {
	{
		.compatible = "fsl,ls1021a-rcpm",
		.data = (void *)(FSL_SLEEP | FSL_DEEP_SLEEP),
	},
	{}
};

static int __init ls1_pm_init(void)
{
	const struct of_device_id *match;
	struct device_node *np;
	void *base;

	np = of_find_matching_node_and_match(NULL, rcpm_matches, &match);
	if (!np) {
		pr_err("%s: can't find the rcpm node.\n", __func__);
		return -EINVAL;
	}

	base = of_iomap(np, 0);
	of_node_put(np);
	if (!base)
		return -ENOMEM;

	sleep_modes = (unsigned int)match->data;
	ls1_pm_base.rcpm = base;
	suspend_set_ops(&ls1_suspend_ops);
	return 0;
}
arch_initcall(ls1_pm_init);