diff options
| author | Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> | 2015-08-19 22:24:47 (GMT) |
|---|---|---|
| committer | Simon Horman <horms+renesas@verge.net.au> | 2015-09-14 01:16:41 (GMT) |
| commit | 8614daf299cbab2bcada922e727fdc9ad45b2412 (patch) | |
| tree | 2e43c20bedb48c44f363855a2a5798dc895c76e7 /arch/arm/boot/dts/r8a7794-silk.dts | |
| parent | 1afe77ca7846489fff3d1675b82bd2116a56474a (diff) | |
| download | linux-8614daf299cbab2bcada922e727fdc9ad45b2412.tar.xz | |
ARM: shmobile: silk: add VIN0/ADV7180 DT support
Define the SILK board dependent part of the VIN0 device node.
Add the device node for Analog Devices ADV7180 video decoder to I2C1 bus.
Add the necessary subnodes to interconnect VIN0 and ADV7180 devices.
Based on the Henninger VIN0/ADV8170 device tree patch by myself.
Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm/boot/dts/r8a7794-silk.dts')
| -rw-r--r-- | arch/arm/boot/dts/r8a7794-silk.dts | 35 |
1 files changed, 35 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/r8a7794-silk.dts b/arch/arm/boot/dts/r8a7794-silk.dts index 3f80872..bb0a224 100644 --- a/arch/arm/boot/dts/r8a7794-silk.dts +++ b/arch/arm/boot/dts/r8a7794-silk.dts @@ -75,6 +75,11 @@ renesas,groups = "qspi_ctrl", "qspi_data4"; renesas,function = "qspi"; }; + + vin0_pins: vin0 { + renesas,groups = "vin0_data8", "vin0_clk"; + renesas,function = "vin0"; + }; }; &scif2 { @@ -106,6 +111,19 @@ status = "okay"; clock-frequency = <400000>; + + composite-in@20 { + compatible = "adi,adv7180"; + reg = <0x20>; + remote = <&vin0>; + + port { + adv7180: endpoint { + bus-width = <8>; + remote-endpoint = <&vin0ep>; + }; + }; + }; }; &mmcif0 { @@ -153,3 +171,20 @@ }; }; }; + +/* composite video input */ +&vin0 { + status = "okay"; + pinctrl-0 = <&vin0_pins>; + pinctrl-names = "default"; + + port { + #address-cells = <1>; + #size-cells = <0>; + + vin0ep: endpoint { + remote-endpoint = <&adv7180>; + bus-width = <8>; + }; + }; +}; |