summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-5.dtsi
diff options
context:
space:
mode:
authorMadalin Bucur <madalin.bucur@nxp.com>2017-03-22 08:44:46 (GMT)
committerXie Xiaobo <xiaobo.xie@nxp.com>2017-07-14 09:57:28 (GMT)
commit214d1d07498e4f0e095118793df6bc6688fd0ab5 (patch)
treedae851fbc48e54f5b3a44259faeb575cb7d302bd /arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-5.dtsi
parent5f946f18708ab30b66a7633805fdc08a37f59ccb (diff)
downloadlinux-214d1d07498e4f0e095118793df6bc6688fd0ab5.tar.xz
arm64: dts: fsl: add DPAA FMan nodes
Add the DPAA 1.x FMan nodes for the ARM based platforms. Using separate files for each port as not all ports are used on all devices. Different numbering of ports is also possible on different devices. Signed-off-by: Madalin Bucur <madalin.bucur@nxp.com>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-5.dtsi')
-rw-r--r--arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-5.dtsi41
1 files changed, 41 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-5.dtsi b/arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-5.dtsi
new file mode 100644
index 0000000..d534f77
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-5.dtsi
@@ -0,0 +1,41 @@
+/*
+ * QorIQ FMan v3 1g port #5 device tree
+ *
+ * Copyright 2012-2015 Freescale Semiconductor Inc.
+ *
+ * SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
+ */
+
+fman@1a00000 {
+ fman0_rx_0x0d: port@8d000 {
+ cell-index = <0xd>;
+ compatible = "fsl,fman-v3-port-rx";
+ reg = <0x8d000 0x1000>;
+ };
+
+ fman0_tx_0x2d: port@ad000 {
+ cell-index = <0x2d>;
+ compatible = "fsl,fman-v3-port-tx";
+ reg = <0xad000 0x1000>;
+ };
+
+ ethernet@ea000 {
+ cell-index = <5>;
+ compatible = "fsl,fman-memac";
+ reg = <0xea000 0x1000>;
+ fsl,fman-ports = <&fman0_rx_0x0d &fman0_tx_0x2d>;
+ ptp-timer = <&ptp_timer0>;
+ pcsphy-handle = <&pcsphy5>;
+ };
+
+ mdio@eb000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+ reg = <0xeb000 0x1000>;
+
+ pcsphy5: ethernet-phy@0 {
+ reg = <0x0>;
+ };
+ };
+};