summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/qcom
diff options
context:
space:
mode:
authorStephen Boyd <stephen.boyd@linaro.org>2016-05-10 22:01:49 (GMT)
committerAndy Gross <andy.gross@linaro.org>2016-06-12 05:48:11 (GMT)
commit5daa7a6031bd04b7ff94e92ccc1fcb161df12686 (patch)
tree4e6544eb2170fd5d70b6a85c9e949fe71690ac54 /arch/arm64/boot/dts/qcom
parenta0df399feec49fb7d5cfef325d082ceefc6e613a (diff)
downloadlinux-5daa7a6031bd04b7ff94e92ccc1fcb161df12686.tar.xz
arm64: dts: qcom: Add msm8916 PMU node
Add the PMU so we can get proper perf event support on this SoC. Signed-off-by: Stephen Boyd <stephen.boyd@linaro.org> Signed-off-by: Andy Gross <andy.gross@linaro.org>
Diffstat (limited to 'arch/arm64/boot/dts/qcom')
-rw-r--r--arch/arm64/boot/dts/qcom/msm8916.dtsi5
1 files changed, 5 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi
index 3029773..e3ff3ba 100644
--- a/arch/arm64/boot/dts/qcom/msm8916.dtsi
+++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi
@@ -115,6 +115,11 @@
method = "smc";
};
+ pmu {
+ compatible = "arm,armv8-pmuv3";
+ interrupts = <GIC_PPI 7 GIC_CPU_MASK_SIMPLE(4)>;
+ };
+
timer {
compatible = "arm,armv8-timer";
interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,