diff options
| author | Greg Ungerer <gerg@linux-m68k.org> | 2016-08-26 05:59:30 (GMT) |
|---|---|---|
| committer | Greg Ungerer <gerg@linux-m68k.org> | 2016-09-26 02:02:58 (GMT) |
| commit | 8cf4a973b47d69227b8ad31d41e4054c59de4dcc (patch) | |
| tree | 86ce0fcdd765fd108246a91797d3eb7ac8da1f6b /arch/m68k/include/asm | |
| parent | f71160655d1efda10081482c486481f2108abca5 (diff) | |
| download | linux-8cf4a973b47d69227b8ad31d41e4054c59de4dcc.tar.xz | |
m68k: generalize io memory region setup for ColdFire ACR registers
The ACR registers of the ColdFire define at a macro level what regions
of the addresses space should have caching or other attribute types applied.
Currently for the MMU enabled setups we map the interal IO peripheral addres
space as uncachable based on the define for the MBAR address (CONFIG_MBAR).
Not all ColdFire SoC use a programmable MBAR register address. Some parts
have fixed addressing for their internal peripheral registers.
Generalize the way we get the internal peripheral base address so all types
can be accomodated in the ACR definitions. Each ColdFire SoC type now sets
its IO memory base and size definitions (which may be based on MBAR) which
are then used in the ACR definitions.
Signed-off-by: Greg Ungerer <gerg@linux-m68k.org>
Diffstat (limited to 'arch/m68k/include/asm')
| -rw-r--r-- | arch/m68k/include/asm/m5441xsim.h | 2 | ||||
| -rw-r--r-- | arch/m68k/include/asm/m54xxacr.h | 2 | ||||
| -rw-r--r-- | arch/m68k/include/asm/m54xxsim.h | 2 |
3 files changed, 5 insertions, 1 deletions
diff --git a/arch/m68k/include/asm/m5441xsim.h b/arch/m68k/include/asm/m5441xsim.h index 4279c0d..64f60be 100644 --- a/arch/m68k/include/asm/m5441xsim.h +++ b/arch/m68k/include/asm/m5441xsim.h @@ -12,6 +12,8 @@ #define MCF_BUSCLK (MCF_CLK / 2) #define MACHINE MACH_M5441X #define FPUTYPE 0 +#define IOMEMBASE 0xe0000000 +#define IOMEMSIZE 0x20000000 #include <asm/m54xxacr.h> diff --git a/arch/m68k/include/asm/m54xxacr.h b/arch/m68k/include/asm/m54xxacr.h index 59e1710..c6ac05c 100644 --- a/arch/m68k/include/asm/m54xxacr.h +++ b/arch/m68k/include/asm/m54xxacr.h @@ -94,7 +94,7 @@ * register region as non-cacheable. And then we map all our RAM as * cacheable and supervisor access only. */ -#define ACR0_MODE (ACR_BA(CONFIG_MBAR)+ACR_ADMSK(0x1000000)+ \ +#define ACR0_MODE (ACR_BA(IOMEMBASE)+ACR_ADMSK(IOMEMSIZE)+ \ ACR_ENABLE+ACR_SUPER+ACR_CM_OFF_PRE+ACR_SP) #if defined(CONFIG_CACHE_COPYBACK) #define ACR1_MODE (ACR_BA(CONFIG_RAMBASE)+ACR_ADMSK(CONFIG_RAMSIZE)+ \ diff --git a/arch/m68k/include/asm/m54xxsim.h b/arch/m68k/include/asm/m54xxsim.h index 7dd6cc4..73d937f 100644 --- a/arch/m68k/include/asm/m54xxsim.h +++ b/arch/m68k/include/asm/m54xxsim.h @@ -10,6 +10,8 @@ #define MCF_BUSCLK (MCF_CLK / 2) #define MACHINE MACH_M54XX #define FPUTYPE FPU_COLDFIRE +#define IOMEMBASE MCF_MBAR +#define IOMEMSIZE 0x01000000 #include <asm/m54xxacr.h> |