summaryrefslogtreecommitdiff
path: root/arch/mips/include
diff options
context:
space:
mode:
authorChristoffer Dall <christoffer.dall@linaro.org>2015-10-17 17:05:27 (GMT)
committerChristoffer Dall <christoffer.dall@linaro.org>2015-10-20 16:09:13 (GMT)
commit0d997491f814c87310a6ad7be30a9049c7150489 (patch)
treee368ad59cc46060514c092f8121bd62f7311e0c4 /arch/mips/include
parent544c572e03174438b6656ed24a4516b9a9d5f14a (diff)
downloadlinux-0d997491f814c87310a6ad7be30a9049c7150489.tar.xz
arm/arm64: KVM: Fix disabled distributor operation
We currently do a single update of the vgic state when the distributor enable/disable control register is accessed and then bypass updating the state for as long as the distributor remains disabled. This is incorrect, because updating the state does not consider the distributor enable bit, and this you can end up in a situation where an interrupt is marked as pending on the CPU interface, but not pending on the distributor, which is an impossible state to be in, and triggers a warning. Consider for example the following sequence of events: 1. An interrupt is marked as pending on the distributor - the interrupt is also forwarded to the CPU interface 2. The guest turns off the distributor (it's about to do a reboot) - we stop updating the CPU interface state from now on 3. The guest disables the pending interrupt - we remove the pending state from the distributor, but don't touch the CPU interface, see point 2. Since the distributor disable bit really means that no interrupts should be forwarded to the CPU interface, we modify the code to keep updating the internal VGIC state, but always set the CPU interface pending bits to zero when the distributor is disabled. Signed-off-by: Christoffer Dall <christoffer.dall@linaro.org>
Diffstat (limited to 'arch/mips/include')
0 files changed, 0 insertions, 0 deletions