summaryrefslogtreecommitdiff
path: root/arch/mips/lantiq
diff options
context:
space:
mode:
authorGabor Juhos <juhosg@openwrt.org>2012-09-08 12:02:21 (GMT)
committerRalf Baechle <ralf@linux-mips.org>2012-10-01 09:37:15 (GMT)
commit97541ccfb9db2bb9cd1dde6344d5834438d14bda (patch)
treefbdcb943e76ee180c6025a2f7f5645c101014f00 /arch/mips/lantiq
parent65fc7f9957c52ad4fdf4ee5dfe3a75aa0a633d39 (diff)
downloadlinux-97541ccfb9db2bb9cd1dde6344d5834438d14bda.tar.xz
MIPS: ath79: Fix CPU/DDR frequency calculation for SRIF PLLs
Besides the CPU and DDR PLLs, the CPU and DDR frequencies can be derived from other PLLs in the SRIF block on the AR934x SoCs. The current code does not checks if the SRIF PLLs are used and this can lead to incorrectly calculated CPU/DDR frequencies. Fix it by calculating the frequencies from SRIF PLLs if those are used on a given board. Signed-off-by: Gabor Juhos <juhosg@openwrt.org> Cc: <stable@vger.kernel.org> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/4324/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/lantiq')
0 files changed, 0 insertions, 0 deletions