diff options
author | Thierry Reding <treding@nvidia.com> | 2015-04-20 13:10:43 (GMT) |
---|---|---|
committer | Thierry Reding <treding@nvidia.com> | 2016-04-28 10:41:49 (GMT) |
commit | eede7113aabd3f40f8d9c32b1690f2859fcb101a (patch) | |
tree | ffa6885caeb0e7e1a1e1a64161a4082771cceedc /drivers/clk/tegra/clk-tegra124.c | |
parent | 98c4b3661b5aee0e583d17d6304f6489c0f41155 (diff) | |
download | linux-eede7113aabd3f40f8d9c32b1690f2859fcb101a.tar.xz |
clk: tegra: dpaux and dpaux1 are fixed factor clocks
The dpaux (on Tegra124 and Tegra210) and dpaux1 (on Tegra210) are fixed
factor clocks (1:17) and derived from pll_p_out0 (pll_p). They also have
a gate bit in the peripheral clock registers.
Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'drivers/clk/tegra/clk-tegra124.c')
-rw-r--r-- | drivers/clk/tegra/clk-tegra124.c | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/drivers/clk/tegra/clk-tegra124.c b/drivers/clk/tegra/clk-tegra124.c index 1627258..f4fbbf1 100644 --- a/drivers/clk/tegra/clk-tegra124.c +++ b/drivers/clk/tegra/clk-tegra124.c @@ -1155,6 +1155,10 @@ static __init void tegra124_periph_clk_init(void __iomem *clk_base, 1, 2); clks[TEGRA124_CLK_XUSB_SS_DIV2] = clk; + clk = tegra_clk_register_periph_fixed("dpaux", "pll_p", 0, clk_base, + 1, 17, 181); + clks[TEGRA124_CLK_DPAUX] = clk; + clk = clk_register_gate(NULL, "pll_d_dsi_out", "pll_d_out0", 0, clk_base + PLLD_MISC, 30, 0, &pll_d_lock); clks[TEGRA124_CLK_PLL_D_DSI_OUT] = clk; |