summaryrefslogtreecommitdiff
path: root/include/asm-mips/sim.h
diff options
context:
space:
mode:
authorEric Van Hensbergen <ericvh@gmail.com>2007-02-11 19:21:39 (GMT)
committerEric Van Hensbergen <ericvh@gmail.com>2007-02-18 16:16:10 (GMT)
commite03abc0c963a31cb07dfbc07c7d85d75e0d13cf4 (patch)
tree1840001bde4a7f9f01d39dd09baf7d7b04e95706 /include/asm-mips/sim.h
parent2c0463a9ae8751547c39302aeb31c6cef16b5df4 (diff)
downloadlinux-e03abc0c963a31cb07dfbc07c7d85d75e0d13cf4.tar.xz
9p: implement optional loose read cache
While cacheing is generally frowned upon in the 9p world, it has its place -- particularly in situations where the remote file system is exclusive and/or read-only. The vacfs views of venti content addressable store are a real-world instance of such a situation. To facilitate higher performance for these workloads (and eventually use the fscache patches), we have enabled a "loose" cache mode which does not attempt to maintain any form of consistency on the page-cache or dcache. This results in over two orders of magnitude performance improvement for cacheable block reads in the Bonnie benchmark. The more aggressive use of the dcache also seems to improve metadata operational performance. Signed-off-by: Eric Van Hensbergen <ericvh@gmail.com>
Diffstat (limited to 'include/asm-mips/sim.h')
0 files changed, 0 insertions, 0 deletions