diff options
| author | Laxman Dewangan <ldewangan@nvidia.com> | 2013-01-06 16:22:02 (GMT) |
|---|---|---|
| committer | Vinod Koul <vinod.koul@intel.com> | 2013-01-08 10:53:05 (GMT) |
| commit | 1b140908c4cda43c653bb080c244d112e619008f (patch) | |
| tree | 4ee653ced926928937db65f029bf19c6d42b7048 /lib/hexdump.c | |
| parent | e65f32ca21faed30ce37cd6480271697fe671f74 (diff) | |
| download | linux-1b140908c4cda43c653bb080c244d112e619008f.tar.xz | |
dma: tegra: add support for channel wise pause
NVIDIA's some SoCs like Tegra114 support the channel wise pause control
inplace of global pause which pauses all DMA channels. When SoCs support
the channel wise pause control then it uses the global pause for clock
gating for register access as well as all DMA channel pause. Hence DMA
registers are not accessible if DMAs are globally paused on these new SoCs.
Add support for channel wise pause feature if SoCs support it.
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
Diffstat (limited to 'lib/hexdump.c')
0 files changed, 0 insertions, 0 deletions