| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2016-03-11 | PCI: xilinx-nwl: Add support for Xilinx NWL PCIe Host Controller | Bharat Kumar Gogada | |
| Add PCIe Root Port driver for Xilinx PCIe NWL bridge IP. [bhelgaas: wait for link like dw_pcie_wait_for_link(), simplify bitmap error path, typos, whitespace, fold in Dan Carpenter's PTR_ERR() fix] Signed-off-by: Bharat Kumar Gogada <bharatku@xilinx.com> Signed-off-by: Ravi Kiran Gummaluri <rgummal@xilinx.com> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Reviewed-by: Marc Zyngier <marc.zyngier@arm.com> Acked-by: Rob Herring <robh@kernel.org> | |||
 |
index : linux | |
| NXP/Freescale LSDK linux tree with Scalys patches | www-data |
| summaryrefslogtreecommitdiff |