summaryrefslogtreecommitdiff
path: root/arch/mips/kernel
AgeCommit message (Expand)Author
2015-03-31MIPS: perf: Allow sharing IRQ with timerJames Hogan
2015-03-31MIPS: cevt-r4k: Cleanup c0_compare_interrupt.Ralf Baechle
2015-03-31MIPS: cevt-r4k: Make interrupt handler sharedJames Hogan
2015-03-31MIPS: Remove redundant IPTI==IPPCI logicJames Hogan
2015-03-31MIPS: cevt-r4k: Use CAUSEF_TI, CAUSEF_PCI constantsJames Hogan
2015-03-31MIPS: cevt-r4k: Move handle_perf_irq() out of headerJames Hogan
2015-03-27MIPS: KVM: Add base guest MSA supportJames Hogan
2015-03-27MIPS: KVM: Add base guest FPU supportJames Hogan
2015-03-27MIPS: Clear [MSA]FPE CSR.Cause after notify_die()James Hogan
2015-03-27Revert "MIPS: Don't assume 64-bit FP registers for context switch"James Hogan
2015-03-27MIPS: prevent FP context set via ptrace being discardedPaul Burton
2015-03-27MIPS: Ensure FCSR cause bits are clear after invoking FPU emulatorPaul Burton
2015-03-27MIPS: clear MSACSR cause bits when handling MSA FP exceptionPaul Burton
2015-03-27MIPS: Push .set mips64r* into the functions needing itPaul Burton
2015-03-24mips: copy_thread(): rename 'arg' argument to 'kthread_arg'Alex Dowad
2015-03-19MIPS: Add support for XPA.Steven J. Hill
2015-03-05mips: fix up obsolete cpu function usage.Rusty Russell
2015-02-22Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds
2015-02-20MIPS: OCTEON: Delete unused COP2 saving codeAleksey Makarov
2015-02-20MIPS: OCTEON: Use correct instruction to read 64-bit COP0 registerChandrakala Chavva
2015-02-20MIPS: OCTEON: Save and restore CP2 SHA3 stateDavid Daney
2015-02-20MIPS: OCTEON: Fix FP context save.David Daney
2015-02-20MIPS: OCTEON: Save/Restore wider multiply registers in OCTEON III CPUsDavid Daney
2015-02-20MIPS: Add set/clear CP0 macros for PageGrain registerSteven J. Hill
2015-02-19Merge branch 'mipsr6-for-3.20' of git://git.linux-mips.org/pub/scm/mchandras/...Ralf Baechle
2015-02-19MIPS: Export MSA functions used by lose_fpu(1) for KVMJames Hogan
2015-02-19MIPS: Export FP functions used by lose_fpu(1) for KVMJames Hogan
2015-02-17MIPS: kernel: elf: Improve the overall ABI and FPU mode checksMarkos Chandras
2015-02-17MIPS: kernel: process: Do not allow FR=0 on MIPS R6Markos Chandras
2015-02-17MIPS: Make use of the ERETNC instruction on MIPS R6Markos Chandras
2015-02-17MIPS: kernel: mips-r2-to-r6-emul: Add R2 emulator for MIPS R6Leonid Yegoshin
2015-02-17MIPS: Add LLB bit and related feature for the Config 5 CP0 registerMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 BNEZC and JIALC instructionsMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 BEQZC and JIC instructionsMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 BALC instructionMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 BNVC, BNEC and BNEZLAC instructionsMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 BOVC, BEQC and BEQZALC instructionsMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 branch compact (BC) instructionMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 B{L,G}T{Z,}{AL,}C instructionsMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 B{L,G}Ε{Z,}{AL,}C instructionsMarkos Chandras
2015-02-17MIPS: Emulate the BC1{EQ,NE}Z FPU instructionsMarkos Chandras
2015-02-17MIPS: kernel: branch: Do not emulate the branch likelies on MIPS R6Markos Chandras
2015-02-17MIPS: kernel: Prepare the JR instruction for emulation on MIPS R6Markos Chandras
2015-02-17MIPS: kernel: syscall: Set the appropriate ISA level for MIPS R6Markos Chandras
2015-02-17MIPS: kernel: unaligned: Add support for the MIPS R6Leonid Yegoshin
2015-02-17MIPS: kernel: cps-vec: Replace "addi" with "addiu"Markos Chandras
2015-02-17MIPS: kernel: genex: Set correct ISA levelMarkos Chandras
2015-02-17MIPS: kernel: r4k_fpu: Add support for MIPS R6Leonid Yegoshin
2015-02-17MIPS: kernel: r4k_switch: Add support for MIPS R6Leonid Yegoshin
2015-02-17MIPS: kernel: traps: Add MIPS R6 related definitionsLeonid Yegoshin