summaryrefslogtreecommitdiff
path: root/arch/mips/mm
AgeCommit message (Expand)Author
2014-05-29Merge branch 'wip-mips-pm' of https://github.com/paulburton/linux into mips-f...Ralf Baechle
2014-05-28MIPS: uasm: add MT ASE yield instructionPaul Burton
2014-05-28MIPS: uasm: add wait instructionPaul Burton
2014-05-28MIPS: uasm: add sync instructionPaul Burton
2014-05-28MIPS: uasm: add jalr instructionPaul Burton
2014-05-28MIPS: uasm: add a label variant of beqPaul Burton
2014-05-28MIPS: add kmap_noncoherent to wire a cached non-coherent TLB entryPaul Burton
2014-05-23MIPS: MT: Remove SMTC supportRalf Baechle
2014-05-23MIPS: c-r4k: Call R4600_HIT_CACHEOP_WAR_IMPL only for 32 byte cache lines.Ralf Baechle
2014-05-14MIPS: mm: Fix broken microMIPS kernel regression.Steven J. Hill
2014-05-02MIPS: tlb-r4k: Add CPU PM callback to reconfigure TLBJames Hogan
2014-05-02MIPS: c-r4k: Add CPU PM callback for coherencyJames Hogan
2014-04-18mips: export flush_icache_rangeKees Cook
2014-03-31MIPS: Loongson: Add basic Loongson-3 CPU supportHuacai Chen
2014-03-31MIPS: Use current_cpu_type() instead of c->cputypeWu Zhangjin
2014-03-26MIPS: Add support for the M5150 processorLeonid Yegoshin
2014-03-26MIPS: Extend DMA_MAYBE_COHERENT logic to DMA_NONCOHERENT useManuel Lauss
2014-03-26MIPS: mm: c-r4k: Flush scache to avoid cache aliasesLeonid Yegoshin
2014-03-26MIPS: mm: c-r4k: Add support for flushing user pages from cacheMarkos Chandras
2014-03-26MIPS: mm: c-r4k: Build EVA {d,i}cache flushing functionsLeonid Yegoshin
2014-03-26MIPS: mm: init: Add free_init_pages() callback for EVAMarkos Chandras
2014-03-26MIPS: Add cases for CPU_P5600James Hogan
2014-03-26MIPS: Coherent Processing System SMP implementationPaul Burton
2014-03-06MIPS: Add 1074K CPU support explicitly.Steven J. Hill
2014-03-06MIPS: mm: c-r4k: Detect instruction cache aliasesMarkos Chandras
2014-01-31Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds
2014-01-24mips: delete non-required instances of include <linux/init.h>Paul Gortmaker
2014-01-22MIPS: improve checks for noncoherent DMAFelix Fietkau
2014-01-22MIPS: Add support for interAptiv coresLeonid Yegoshin
2014-01-22MIPS: Add support for FTLBsLeonid Yegoshin
2014-01-22MIPS: mm: Use the TLBINVF instruction to flush the VTLBLeonid Yegoshin
2014-01-22MIPS: Add support for the proAptiv coresLeonid Yegoshin
2014-01-22MIPS: mm: Move UNIQUE_ENTRYHI macro to a header fileMarkos Chandras
2014-01-22MIPS: mm: c-r4k: Panic if IL or DL fields have a reserved valueMarkos Chandras
2014-01-15MIPS: fix blast_icache32 on loongson2Aaro Koskinen
2014-01-15MIPS: fix case mismatch in local_r4k_flush_icache_range()Huacai Chen
2013-11-12Merge branch 'sched-core-for-linus' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2013-10-29MIPS: Loongson: Get rid of Loongson 2 #ifdefery all over arch/mips.Ralf Baechle
2013-10-29MIPS: mm: Use scratch for PGD when !CONFIG_MIPS_PGD_C0_CONTEXTJayachandran C
2013-10-29MIPS: Remove unnecessary platform dma helper functionsFelix Fietkau
2013-10-29MIPS: Move definition of SMP processor id register to header fileJayachandran C
2013-10-09Merge tag 'v3.12-rc4' into sched/coreIngo Molnar
2013-10-02MIPS: Fix forgotten preempt_enable() when CPU has inclusive pcachesYoichi Yuasa
2013-09-25MIPS: mm: Move some checks out of 'for' loop in DMA operationsJayachandran C
2013-09-25sched: Extract the basic add/sub preempt_count modifiersPeter Zijlstra
2013-09-18MIPS: 74K/1074K: Correct erratum workaround.Maciej W. Rozycki
2013-09-18MIPS: Cleanup CP0 PRId and CP1 FPIR register access masksMaciej W. Rozycki
2013-09-17MIPS: Optimize current_cpu_type() for better code.Ralf Baechle
2013-09-17MIPS: Fix accessing to per-cpu data when flushing the cacheRalf Baechle
2013-09-12Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds