summaryrefslogtreecommitdiff
path: root/arch/mips
AgeCommit message (Expand)Author
2015-02-17MIPS: Malta: Add support for building MIPS R6 kernelMarkos Chandras
2015-02-17MIPS: kernel: elf: Improve the overall ABI and FPU mode checksMarkos Chandras
2015-02-17MIPS: asm: fpu: Allow 64-bit FPU on MIPS32 R6Markos Chandras
2015-02-17MIPS: kernel: process: Do not allow FR=0 on MIPS R6Markos Chandras
2015-02-17MIPS: Handle MIPS IV, V and R2 FPU instructions on MIPS R6 as wellMarkos Chandras
2015-02-17MIPS: Make use of the ERETNC instruction on MIPS R6Markos Chandras
2015-02-17MIPS: kernel: mips-r2-to-r6-emul: Add R2 emulator for MIPS R6Leonid Yegoshin
2015-02-17MIPS: asm: mipsregs: Add support for the LLADDR registerMarkos Chandras
2015-02-17MIPS: Add LLB bit and related feature for the Config 5 CP0 registerMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 BNEZC and JIALC instructionsMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 BEQZC and JIC instructionsMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 BALC instructionMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 BNVC, BNEC and BNEZLAC instructionsMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 BOVC, BEQC and BEQZALC instructionsMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 branch compact (BC) instructionMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 B{L,G}T{Z,}{AL,}C instructionsMarkos Chandras
2015-02-17MIPS: Emulate the new MIPS R6 B{L,G}Ε{Z,}{AL,}C instructionsMarkos Chandras
2015-02-17MIPS: Emulate the BC1{EQ,NE}Z FPU instructionsMarkos Chandras
2015-02-17MIPS: kernel: branch: Do not emulate the branch likelies on MIPS R6Markos Chandras
2015-02-17MIPS: kernel: Prepare the JR instruction for emulation on MIPS R6Markos Chandras
2015-02-17MIPS: mm: scache: Add secondary cache support for MIPS R6 coresMarkos Chandras
2015-02-17MIPS: mm: c-r4k: Set the correct ISA levelMarkos Chandras
2015-02-17MIPS: mm: tlbex: Use cpu_has_mips_r2_exec_hazard for the EHB instructionLeonid Yegoshin
2015-02-17MIPS: mm: page: Add MIPS R6 supportMarkos Chandras
2015-02-17MIPS: lib: memset: Add MIPS R6 supportLeonid Yegoshin
2015-02-17MIPS: lib: memcpy: Add MIPS R6 supportLeonid Yegoshin
2015-02-17MIPS: kernel: syscall: Set the appropriate ISA level for MIPS R6Markos Chandras
2015-02-17MIPS: kernel: unaligned: Add support for the MIPS R6Leonid Yegoshin
2015-02-17MIPS: kernel: cps-vec: Replace "addi" with "addiu"Markos Chandras
2015-02-17MIPS: kernel: genex: Set correct ISA levelMarkos Chandras
2015-02-17MIPS: kernel: r4k_fpu: Add support for MIPS R6Leonid Yegoshin
2015-02-17MIPS: kernel: r4k_switch: Add support for MIPS R6Leonid Yegoshin
2015-02-17MIPS: kernel: traps: Add MIPS R6 related definitionsLeonid Yegoshin
2015-02-17MIPS: kernel: proc: Add MIPS R6 support to /proc/cpuinfoMarkos Chandras
2015-02-17MIPS: kernel: entry.S: Add MIPS R6 related definitionsMarkos Chandras
2015-02-17MIPS: kernel: cpu-probe.c: Add support for MIPS R6Leonid Yegoshin
2015-02-17MIPS: kernel: cevt-r4k: Add MIPS R6 to the c0_compare_interrupt handlerLeonid Yegoshin
2015-02-17MIPS: kernel: cpu-bugs64: Do not check R6 cores for existing 64-bit bugsLeonid Yegoshin
2015-02-17MIPS: asm: local: Set the appropriate ISA level for MIPS R6Markos Chandras
2015-02-17MIPS: asm: spinlock: Replace "sub" instruction with "addiu"Markos Chandras
2015-02-17MIPS: asm: futex: Set the appropriate ISA level for MIPS R6Markos Chandras
2015-02-17MIPS: asm: bitops: Update ISA constraints for MIPS R6 supportMarkos Chandras
2015-02-17MIPS: asm: atomic: Update ISA constraints for MIPS R6 supportMarkos Chandras
2015-02-17MIPS: asm: cmpxchg: Update ISA constraints for MIPS R6 supportMarkos Chandras
2015-02-17MIPS: Use the new "ZC" constraint for MIPS R6Markos Chandras
2015-02-17MIPS: asm: Rename GCC_OFF12_ASM to GCC_OFF_SMALL_ASMMarkos Chandras
2015-02-17MIPS: asm: spram: Add new symbol for MIPS scratch pad storageMarkos Chandras
2015-02-17MIPS: asm: r4kcache: Add MIPS R6 cache unroll functionsMarkos Chandras
2015-02-17MIPS: asm: irqflags: Add MIPS R6 related definitionsMarkos Chandras
2015-02-17MIPS: asm: hazards: Add MIPSR6 definitionsMarkos Chandras