summaryrefslogtreecommitdiff
path: root/drivers/clk/ti/dpll.c
AgeCommit message (Expand)Author
2017-01-06clk: ti: omap36xx: Work around sprz319 advisory 2.1Richard Watts
2016-04-16clk: ti: amx3xx: limit the maximum frequency of DPLLs based on specTero Kristo
2016-02-27clk: ti: Update for of_clk_get_parent_count() returning unsigned intStephen Boyd
2016-02-22clk: ti: dpll: convert DPLL support code to use clk_hw instead of clk ptrsTero Kristo
2015-08-24clk: Convert __clk_get_flags() to clk_hw_get_flags()Stephen Boyd
2015-07-28Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd
2015-07-28clk: ti: make use of of_clk_parent_fill helper functionDinh Nguyen
2015-07-20clk: ti: Include clk.hStephen Boyd
2015-05-15clk: ti: Silence sparse warningsStephen Boyd
2015-03-24clk: ti: fix ti_clk_get_reg_addr error handlingTero Kristo
2015-02-03clk: omap: compile legacy omap3 clocks conditionallyArnd Bergmann
2015-01-30clk: ti: dpll: add support for legacy DPLL initTero Kristo
2014-11-13ARM: OMAP3+: DPLL: use determine_rate() and set_rate_and_parent()Tero Kristo
2014-07-02clk: ti: am43x: Fix boot with CONFIG_SOC_AM33XX disabledRoger Quadros
2014-06-06CLK: TI: dpll: support OMAP5 MPU DPLL that need special handling for higher f...Nishanth Menon
2014-05-28CLK: TI: DPLL: add support for omap2 core dpllTero Kristo
2014-05-28CLK: TI: DPLL: simplify autoidle register detection logicTero Kristo
2014-01-17CLK: TI: Add DPLL clock supportTero Kristo
generated by cgit v0.10.2 at 2024-11-16 05:23:15 (GMT)