summaryrefslogtreecommitdiff
path: root/drivers/pinctrl
AgeCommit message (Expand)Author
2017-06-17pinctrl: berlin-bg4ct: fix the value for "sd1a" of pin SCRD0_CRD_PRESJisheng Zhang
2017-06-17pinctrl: baytrail: Rectify debounce support (part 2)Andy Shevchenko
2017-03-31pinctrl: qcom: Don't clear status bit on irq_unmaskBjorn Andersson
2017-02-09pinctrl: intel: merrifield: Add missed check in mrfld_config_set()Andy Shevchenko
2017-02-09pinctrl: baytrail: Debounce register is one per communityAndy Shevchenko
2017-02-09pinctrl: baytrail: Add missing spinlock usage in byt_gpio_irq_handlerAlexander Stein
2017-02-01pinctrl: baytrail: Rectify debounce supportAndy Shevchenko
2017-02-01pinctrl: uniphier: fix Ethernet (RMII) pin-mux setting for LD20Masahiro Yamada
2017-02-01pinctrl: broxton: Use correct PADCFGLOCK offsetMika Westerberg
2017-01-19pinctrl: sh-pfc: Do not unconditionally support PIN_CONFIG_BIAS_DISABLENiklas Söderlund
2017-01-19pinctrl: meson: fix gpio request disabling other modesNeil Armstrong
2017-01-19pinctrl: sh-pfc: Add helper to handle bias lookup tableNiklas Söderlund
2017-01-19pinctrl: sh-pfc: r8a7795: Use lookup function for bias dataNiklas Söderlund
2017-01-19pinctrl: imx: fix imx_pinctrl_desc initializationGary Bisson
2017-01-12pinctrl/amd: Set the level based on ACPI tablesShyam Sundar S K
2016-11-07pinctrl-aspeed-g5: Never set SCU90[6]Andrew Jeffery
2016-11-04pinctrl: cherryview: Prevent possible interrupt storm on resumeMika Westerberg
2016-11-04pinctrl: cherryview: Serialize register access in suspend/resumeMika Westerberg
2016-10-31pinctrl: imx: reset group index on probeStefan Agner
2016-10-31pinctrl: stm32: remove dependency with interrupt controllerAlexandre TORGUE
2016-10-31pinctrl: st: don't specify default interrupt triggerPatrice Chotard
2016-10-31pinctrl: iproc: Fix iProc and NSP GPIO supportRay Jui
2016-10-18pinctrl: intel: Only restore pins that are used by the driverMika Westerberg
2016-10-18pinctrl: baytrail: Fix lockdepVille Syrjälä
2016-10-18pinctrl: aspeed-g5: Fix pin association of SPI1 functionAndrew Jeffery
2016-10-18pinctrl: aspeed-g5: Fix GPIOE1 typoAndrew Jeffery
2016-10-18pinctrl: aspeed-g5: Fix names of GPID2 pinsAndrew Jeffery
2016-10-18pinctrl: aspeed: "Not enabled" is a significant mux stateAndrew Jeffery
2016-10-08Merge tag 'armsoc-drivers' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds
2016-10-05Merge tag 'gpio-v4.9-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linu...Linus Torvalds
2016-10-03pinctrl: qcom: fix masking of pinmux functionsJohn Crispin
2016-10-03gpio: acpi: separation of concernsLinus Walleij
2016-09-23Merge branch 'fixes' into develLinus Walleij
2016-09-23pinctrl: intel: Configure GPIO chip IRQ as wakeup interruptsNilesh Bacchewar
2016-09-23pinctrl: cherryview: Convert to use devm_gpiochip_add_data()Mika Westerberg
2016-09-23pinctrl: cherryview: Do not add all southwest and north GPIOs to IRQ domainMika Westerberg
2016-09-23Merge tag 'v4.8-rc6' into develLinus Walleij
2016-09-21Merge tag 'mvebu-drivers-4.9-1' of git://git.infradead.org/linux-mvebu into n...Arnd Bergmann
2016-09-21pinctrl: mvebu: orion5x: Generalise mv88f5181l support for 88f5181Jamie Lentin
2016-09-19pinctrl: nomadik: don't default-flag IRQs as fallingLinus Walleij
2016-09-15pinctrl: st: Remove STiH415/6 SoC pinctrl driver support.Peter Griffin
2016-09-15pinctrl: amlogic: gxbb: add i2c pinsJerome Brunet
2016-09-15pinctrl: amlogic: gxbb: add nand pinsJerome Brunet
2016-09-15pinctrl: stm32: add IRQ_DOMAIN_HIERARCHY dependencyArnd Bergmann
2016-09-15pinctrl: amlogic: gxbb: add spi nor pinsJerome Brunet
2016-09-14Merge tag 'sh-pfc-for-v4.9-tag3' of git://git.kernel.org/pub/scm/linux/kernel...Linus Walleij
2016-09-14pinctrl: sh-pfc: r8a7794: Implement voltage switching for SDHISimon Horman
2016-09-14pinctrl: sh-pfc: r8a7791: Implement voltage switching for SDHISimon Horman
2016-09-14pinctrl: sh-pfc: Add PORT_GP_24 helper macroSimon Horman
2016-09-13pinctrl: meson-gxbb: add the missing SDIO interrupt pinMartin Blumenstingl
generated by cgit v0.10.2 at 2024-11-19 07:44:00 (GMT)