summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Expand)Author
2014-01-23drm/nouveau/fb/gddr5: make sure we update mr7 when we're supposed toBen Skeggs
2014-01-23drm/nve0/fb/gddr5: 10f698/69cBen Skeggs
2014-01-23drm/nve0/fb: it's now safe to obey the memory voltage setting properlyBen Skeggs
2014-01-23drm/nve0/fb: multi-stage reclock is required for certain transitionsBen Skeggs
2014-01-23drm/nouveau/clk: allow fb to signal it needs to do a multi-stage reclockBen Skeggs
2014-01-23drm/nve0/fb/gddr5: parse bios data into struct rather than using directlyBen Skeggs
2014-01-23drm/nve0/fb/gddr5: found LP3 settingBen Skeggs
2014-01-23drm/nve0/fb: note the memory voltage toggle, not using it yetBen Skeggs
2014-01-23drm/nve0/fb/gddr5: somewhat better attempt at 100770/10f604/610/614Ben Skeggs
2014-01-23drm/nve0/fb/gddr5: fixup delays a bitBen Skeggs
2014-01-23drm/nouveau/bios: timing 2.0 entries can have subentriesBen Skeggs
2014-01-23drm/nve0/fb/gddr5: note another semi-unknownBen Skeggs
2014-01-23drm/nouveau/fb/gddr5: modify mr8 with high bits of CL/WRBen Skeggs
2014-01-23drm/nve0/fb/gddr5: fix calculation of RDQS settingBen Skeggs
2014-01-23drm/nve0/fb/gddr5: switch off some other random bit at some pointBen Skeggs
2014-01-23drm/nve0/fb/gddr5: punt all 10f910/914 accesses through ram_trainBen Skeggs
2014-01-23drm/nve0/fb/gddr5: not all memory partitions are created equalBen Skeggs
2014-01-23drm/nve0/fb: typo in register nameBen Skeggs
2014-01-23drm/nouveau/bios: make common code to handle ramcfg strap etcBen Skeggs
2014-01-23drm/nve0/fb/gddr5: fix an assumption of sane memory controller layoutBen Skeggs
2014-01-23drm/nve0/fb/gddr5: fix behaviour of lp3 settingBen Skeggs
2014-01-23drm/nve0/fifo: recover from mmu faults on bar1/bar3Ben Skeggs
2014-01-23drm/nve0/fifo: keep mmu fault interrupts enabled at all timesBen Skeggs
2014-01-23drm/nve0/fifo: update human-readable mmu fault descriptionsBen Skeggs
2014-01-23drm/nve0/fifo: document more intr status bitsBen Skeggs
2014-01-23drm/nve0/fifo: populate PBDMA status bitfield with more definitionsBen Skeggs
2014-01-23drm/nve0/fifo: s/subfifo/PBDMA/Ben Skeggs
2014-01-23drm/nve0/fifo: s/playlist/runlist/Ben Skeggs
2014-01-23drm/nvf0/gr: enable acceleration with our chsw ucodeBen Skeggs
2014-01-23drm/nv108/gr: enable acceleration with our chsw ucodeBen Skeggs
2014-01-23drm/nvc0-/gr: handle fwmthd interrupts in ucodeBen Skeggs
2014-01-23drm/nvc0-/gr: fiddle some magic around strand initBen Skeggs
2014-01-23drm/nv108/gr: initial support (need external fuc)Ben Skeggs
2014-01-23drm/nv108/ce: enable copy enginesBen Skeggs
2014-01-23drm/nv108/fifo: initial supportBen Skeggs
2014-01-23drm/nvf0/gr: remove a copy+pasto in ctx reglistBen Skeggs
2014-01-23drm/nvc0-/gr: bring in some macros to abstract falcon isa differencesBen Skeggs
2014-01-23drm/nouveau/falcon: use vmalloc to create firwmare copiesIlia Mirkin
2014-01-23drm/nouveau/gem: remove (now) unneeded pre-validate fence syncBen Skeggs
2014-01-23drm/nouveau/ttm: explicitly wait for bo idle before memcpy buffer moveBen Skeggs
2014-01-23drm/nouveau/ttm: explicity sync with kernel channel before moving bufferBen Skeggs
2014-01-23drm/nouveau/ttm: tidy up creation of temporary buffer move vmasBen Skeggs
2014-01-23drm/nv04/plane: add support for nv04/nv05 video overlayIlia Mirkin
2014-01-23drm/nv10/plane: add YUYV supportIlia Mirkin
2014-01-23drm/nv50-: map TTM_PL_SYSTEM through a BAR for CPU accessMaarten Lankhorst
2014-01-23drm/nouveau: fix m2mf copy to tiled gartMaarten Lankhorst
2014-01-23drm/nouveau/vm: reduce number of entry-points to vm_map()Ben Skeggs
2014-01-23drm/cirrus: correct register values for 16bppTakashi Iwai
2014-01-23drm/nouveau: make vga_switcheroo code depend on VGA_SWITCHEROOJeff Mahoney
2014-01-23drm/mgag200: on cards with < 2MB VRAM default to 16-bitDave Airlie