1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
|
/*
* Copyright(c) 2015, 2016 Intel Corporation.
*
* This file is provided under a dual BSD/GPLv2 license. When using or
* redistributing this file, you may do so under either license.
*
* GPL LICENSE SUMMARY
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of version 2 of the GNU General Public License as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* General Public License for more details.
*
* BSD LICENSE
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* - Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* - Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* - Neither the name of Intel Corporation nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#include "hfi.h"
#include "efivar.h"
void get_platform_config(struct hfi1_devdata *dd)
{
int ret = 0;
unsigned long size = 0;
u8 *temp_platform_config = NULL;
ret = read_hfi1_efi_var(dd, "configuration", &size,
(void **)&temp_platform_config);
if (ret) {
dd_dev_info(dd,
"%s: Failed to get platform config from UEFI, falling back to request firmware\n",
__func__);
/* fall back to request firmware */
platform_config_load = 1;
goto bail;
}
dd->platform_config.data = temp_platform_config;
dd->platform_config.size = size;
bail:
/* exit */;
}
void free_platform_config(struct hfi1_devdata *dd)
{
if (!platform_config_load) {
/*
* was loaded from EFI, release memory
* allocated by read_efi_var
*/
kfree(dd->platform_config.data);
}
/*
* else do nothing, dispose_firmware will release
* struct firmware platform_config on driver exit
*/
}
int set_qsfp_tx(struct hfi1_pportdata *ppd, int on)
{
u8 tx_ctrl_byte = on ? 0x0 : 0xF;
int ret = 0;
ret = qsfp_write(ppd, ppd->dd->hfi1_id, QSFP_TX_CTRL_BYTE_OFFS,
&tx_ctrl_byte, 1);
/* we expected 1, so consider 0 an error */
if (ret == 0)
ret = -EIO;
else if (ret == 1)
ret = 0;
return ret;
}
static int qual_power(struct hfi1_pportdata *ppd)
{
u32 cable_power_class = 0, power_class_max = 0;
u8 *cache = ppd->qsfp_info.cache;
int ret = 0;
ret = get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_SYSTEM_TABLE, 0,
SYSTEM_TABLE_QSFP_POWER_CLASS_MAX, &power_class_max, 4);
if (ret)
return ret;
if (QSFP_HIGH_PWR(cache[QSFP_MOD_PWR_OFFS]) != 4)
cable_power_class = QSFP_HIGH_PWR(cache[QSFP_MOD_PWR_OFFS]);
else
cable_power_class = QSFP_PWR(cache[QSFP_MOD_PWR_OFFS]);
if (cable_power_class <= 3 && cable_power_class > (power_class_max - 1))
ppd->offline_disabled_reason =
HFI1_ODR_MASK(OPA_LINKDOWN_REASON_POWER_POLICY);
else if (cable_power_class > 4 && cable_power_class > (power_class_max))
ppd->offline_disabled_reason =
HFI1_ODR_MASK(OPA_LINKDOWN_REASON_POWER_POLICY);
/*
* cable_power_class will never have value 4 as this simply
* means the high power settings are unused
*/
if (ppd->offline_disabled_reason ==
HFI1_ODR_MASK(OPA_LINKDOWN_REASON_POWER_POLICY)) {
dd_dev_info(
ppd->dd,
"%s: Port disabled due to system power restrictions\n",
__func__);
ret = -EPERM;
}
return ret;
}
static int qual_bitrate(struct hfi1_pportdata *ppd)
{
u16 lss = ppd->link_speed_supported, lse = ppd->link_speed_enabled;
u8 *cache = ppd->qsfp_info.cache;
if ((lss & OPA_LINK_SPEED_25G) && (lse & OPA_LINK_SPEED_25G) &&
cache[QSFP_NOM_BIT_RATE_250_OFFS] < 0x64)
ppd->offline_disabled_reason =
HFI1_ODR_MASK(OPA_LINKDOWN_REASON_LINKSPEED_POLICY);
if ((lss & OPA_LINK_SPEED_12_5G) && (lse & OPA_LINK_SPEED_12_5G) &&
cache[QSFP_NOM_BIT_RATE_100_OFFS] < 0x7D)
ppd->offline_disabled_reason =
HFI1_ODR_MASK(OPA_LINKDOWN_REASON_LINKSPEED_POLICY);
if (ppd->offline_disabled_reason ==
HFI1_ODR_MASK(OPA_LINKDOWN_REASON_LINKSPEED_POLICY)) {
dd_dev_info(
ppd->dd,
"%s: Cable failed bitrate check, disabling port\n",
__func__);
return -EPERM;
}
return 0;
}
static int set_qsfp_high_power(struct hfi1_pportdata *ppd)
{
u8 cable_power_class = 0, power_ctrl_byte = 0;
u8 *cache = ppd->qsfp_info.cache;
int ret;
if (QSFP_HIGH_PWR(cache[QSFP_MOD_PWR_OFFS]) != 4)
cable_power_class = QSFP_HIGH_PWR(cache[QSFP_MOD_PWR_OFFS]);
else
cable_power_class = QSFP_PWR(cache[QSFP_MOD_PWR_OFFS]);
if (cable_power_class) {
power_ctrl_byte = cache[QSFP_PWR_CTRL_BYTE_OFFS];
power_ctrl_byte |= 1;
power_ctrl_byte &= ~(0x2);
ret = qsfp_write(ppd, ppd->dd->hfi1_id,
QSFP_PWR_CTRL_BYTE_OFFS,
&power_ctrl_byte, 1);
if (ret != 1)
return -EIO;
if (cable_power_class > 3) {
/* > power class 4*/
power_ctrl_byte |= (1 << 2);
ret = qsfp_write(ppd, ppd->dd->hfi1_id,
QSFP_PWR_CTRL_BYTE_OFFS,
&power_ctrl_byte, 1);
if (ret != 1)
return -EIO;
}
/* SFF 8679 rev 1.7 LPMode Deassert time */
msleep(300);
}
return 0;
}
static void apply_rx_cdr(struct hfi1_pportdata *ppd,
u32 rx_preset_index,
u8 *cdr_ctrl_byte)
{
u32 rx_preset;
u8 *cache = ppd->qsfp_info.cache;
if (!((cache[QSFP_MOD_PWR_OFFS] & 0x4) &&
(cache[QSFP_CDR_INFO_OFFS] & 0x40)))
return;
/* rx_preset preset to zero to catch error */
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_RX_PRESET_TABLE,
rx_preset_index, RX_PRESET_TABLE_QSFP_RX_CDR_APPLY,
&rx_preset, 4);
if (!rx_preset) {
dd_dev_info(
ppd->dd,
"%s: RX_CDR_APPLY is set to disabled\n",
__func__);
return;
}
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_RX_PRESET_TABLE,
rx_preset_index, RX_PRESET_TABLE_QSFP_RX_CDR,
&rx_preset, 4);
/* Expand cdr setting to all 4 lanes */
rx_preset = (rx_preset | (rx_preset << 1) |
(rx_preset << 2) | (rx_preset << 3));
if (rx_preset) {
*cdr_ctrl_byte |= rx_preset;
} else {
*cdr_ctrl_byte &= rx_preset;
/* Preserve current TX CDR status */
*cdr_ctrl_byte |= (cache[QSFP_CDR_CTRL_BYTE_OFFS] & 0xF0);
}
}
static void apply_tx_cdr(struct hfi1_pportdata *ppd,
u32 tx_preset_index,
u8 *ctr_ctrl_byte)
{
u32 tx_preset;
u8 *cache = ppd->qsfp_info.cache;
if (!((cache[QSFP_MOD_PWR_OFFS] & 0x8) &&
(cache[QSFP_CDR_INFO_OFFS] & 0x80)))
return;
get_platform_config_field(
ppd->dd,
PLATFORM_CONFIG_TX_PRESET_TABLE, tx_preset_index,
TX_PRESET_TABLE_QSFP_TX_CDR_APPLY, &tx_preset, 4);
if (!tx_preset) {
dd_dev_info(
ppd->dd,
"%s: TX_CDR_APPLY is set to disabled\n",
__func__);
return;
}
get_platform_config_field(
ppd->dd,
PLATFORM_CONFIG_TX_PRESET_TABLE,
tx_preset_index,
TX_PRESET_TABLE_QSFP_TX_CDR, &tx_preset, 4);
/* Expand cdr setting to all 4 lanes */
tx_preset = (tx_preset | (tx_preset << 1) |
(tx_preset << 2) | (tx_preset << 3));
if (tx_preset)
*ctr_ctrl_byte |= (tx_preset << 4);
else
/* Preserve current/determined RX CDR status */
*ctr_ctrl_byte &= ((tx_preset << 4) | 0xF);
}
static void apply_cdr_settings(
struct hfi1_pportdata *ppd, u32 rx_preset_index,
u32 tx_preset_index)
{
u8 *cache = ppd->qsfp_info.cache;
u8 cdr_ctrl_byte = cache[QSFP_CDR_CTRL_BYTE_OFFS];
apply_rx_cdr(ppd, rx_preset_index, &cdr_ctrl_byte);
apply_tx_cdr(ppd, tx_preset_index, &cdr_ctrl_byte);
qsfp_write(ppd, ppd->dd->hfi1_id, QSFP_CDR_CTRL_BYTE_OFFS,
&cdr_ctrl_byte, 1);
}
static void apply_tx_eq_auto(struct hfi1_pportdata *ppd)
{
u8 *cache = ppd->qsfp_info.cache;
u8 tx_eq;
if (!(cache[QSFP_EQ_INFO_OFFS] & 0x8))
return;
/* Disable adaptive TX EQ if present */
tx_eq = cache[(128 * 3) + 241];
tx_eq &= 0xF0;
qsfp_write(ppd, ppd->dd->hfi1_id, (256 * 3) + 241, &tx_eq, 1);
}
static void apply_tx_eq_prog(struct hfi1_pportdata *ppd, u32 tx_preset_index)
{
u8 *cache = ppd->qsfp_info.cache;
u32 tx_preset;
u8 tx_eq;
if (!(cache[QSFP_EQ_INFO_OFFS] & 0x4))
return;
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_TX_PRESET_TABLE,
tx_preset_index, TX_PRESET_TABLE_QSFP_TX_EQ_APPLY,
&tx_preset, 4);
if (!tx_preset) {
dd_dev_info(
ppd->dd,
"%s: TX_EQ_APPLY is set to disabled\n",
__func__);
return;
}
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_TX_PRESET_TABLE,
tx_preset_index, TX_PRESET_TABLE_QSFP_TX_EQ,
&tx_preset, 4);
if (((cache[(128 * 3) + 224] & 0xF0) >> 4) < tx_preset) {
dd_dev_info(
ppd->dd,
"%s: TX EQ %x unsupported\n",
__func__, tx_preset);
dd_dev_info(
ppd->dd,
"%s: Applying EQ %x\n",
__func__, cache[608] & 0xF0);
tx_preset = (cache[608] & 0xF0) >> 4;
}
tx_eq = tx_preset | (tx_preset << 4);
qsfp_write(ppd, ppd->dd->hfi1_id, (256 * 3) + 234, &tx_eq, 1);
qsfp_write(ppd, ppd->dd->hfi1_id, (256 * 3) + 235, &tx_eq, 1);
}
static void apply_rx_eq_emp(struct hfi1_pportdata *ppd, u32 rx_preset_index)
{
u32 rx_preset;
u8 rx_eq, *cache = ppd->qsfp_info.cache;
if (!(cache[QSFP_EQ_INFO_OFFS] & 0x2))
return;
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_RX_PRESET_TABLE,
rx_preset_index, RX_PRESET_TABLE_QSFP_RX_EMP_APPLY,
&rx_preset, 4);
if (!rx_preset) {
dd_dev_info(
ppd->dd,
"%s: RX_EMP_APPLY is set to disabled\n",
__func__);
return;
}
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_RX_PRESET_TABLE,
rx_preset_index, RX_PRESET_TABLE_QSFP_RX_EMP,
&rx_preset, 4);
if ((cache[(128 * 3) + 224] & 0xF) < rx_preset) {
dd_dev_info(
ppd->dd,
"%s: Requested RX EMP %x\n",
__func__, rx_preset);
dd_dev_info(
ppd->dd,
"%s: Applying supported EMP %x\n",
__func__, cache[608] & 0xF);
rx_preset = cache[608] & 0xF;
}
rx_eq = rx_preset | (rx_preset << 4);
qsfp_write(ppd, ppd->dd->hfi1_id, (256 * 3) + 236, &rx_eq, 1);
qsfp_write(ppd, ppd->dd->hfi1_id, (256 * 3) + 237, &rx_eq, 1);
}
static void apply_eq_settings(struct hfi1_pportdata *ppd,
u32 rx_preset_index, u32 tx_preset_index)
{
u8 *cache = ppd->qsfp_info.cache;
/* no point going on w/o a page 3 */
if (cache[2] & 4) {
dd_dev_info(ppd->dd,
"%s: Upper page 03 not present\n",
__func__);
return;
}
apply_tx_eq_auto(ppd);
apply_tx_eq_prog(ppd, tx_preset_index);
apply_rx_eq_emp(ppd, rx_preset_index);
}
static void apply_rx_amplitude_settings(
struct hfi1_pportdata *ppd, u32 rx_preset_index,
u32 tx_preset_index)
{
u32 rx_preset;
u8 rx_amp = 0, i = 0, preferred = 0, *cache = ppd->qsfp_info.cache;
/* no point going on w/o a page 3 */
if (cache[2] & 4) {
dd_dev_info(ppd->dd,
"%s: Upper page 03 not present\n",
__func__);
return;
}
if (!(cache[QSFP_EQ_INFO_OFFS] & 0x1)) {
dd_dev_info(ppd->dd,
"%s: RX_AMP_APPLY is set to disabled\n",
__func__);
return;
}
get_platform_config_field(ppd->dd,
PLATFORM_CONFIG_RX_PRESET_TABLE,
rx_preset_index,
RX_PRESET_TABLE_QSFP_RX_AMP_APPLY,
&rx_preset, 4);
if (!rx_preset) {
dd_dev_info(ppd->dd,
"%s: RX_AMP_APPLY is set to disabled\n",
__func__);
return;
}
get_platform_config_field(ppd->dd,
PLATFORM_CONFIG_RX_PRESET_TABLE,
rx_preset_index,
RX_PRESET_TABLE_QSFP_RX_AMP,
&rx_preset, 4);
dd_dev_info(ppd->dd,
"%s: Requested RX AMP %x\n",
__func__,
rx_preset);
for (i = 0; i < 4; i++) {
if (cache[(128 * 3) + 225] & (1 << i)) {
preferred = i;
if (preferred == rx_preset)
break;
}
}
/*
* Verify that preferred RX amplitude is not just a
* fall through of the default
*/
if (!preferred && !(cache[(128 * 3) + 225] & 0x1)) {
dd_dev_info(ppd->dd, "No supported RX AMP, not applying\n");
return;
}
dd_dev_info(ppd->dd,
"%s: Applying RX AMP %x\n", __func__, preferred);
rx_amp = preferred | (preferred << 4);
qsfp_write(ppd, ppd->dd->hfi1_id, (256 * 3) + 238, &rx_amp, 1);
qsfp_write(ppd, ppd->dd->hfi1_id, (256 * 3) + 239, &rx_amp, 1);
}
#define OPA_INVALID_INDEX 0xFFF
static void apply_tx_lanes(struct hfi1_pportdata *ppd, u8 field_id,
u32 config_data, const char *message)
{
u8 i;
int ret = HCMD_SUCCESS;
for (i = 0; i < 4; i++) {
ret = load_8051_config(ppd->dd, field_id, i, config_data);
if (ret != HCMD_SUCCESS) {
dd_dev_err(
ppd->dd,
"%s: %s for lane %u failed\n",
message, __func__, i);
}
}
}
static void apply_tunings(
struct hfi1_pportdata *ppd, u32 tx_preset_index,
u8 tuning_method, u32 total_atten, u8 limiting_active)
{
int ret = 0;
u32 config_data = 0, tx_preset = 0;
u8 precur = 0, attn = 0, postcur = 0, external_device_config = 0;
u8 *cache = ppd->qsfp_info.cache;
/* Enable external device config if channel is limiting active */
read_8051_config(ppd->dd, LINK_OPTIMIZATION_SETTINGS,
GENERAL_CONFIG, &config_data);
config_data |= limiting_active;
ret = load_8051_config(ppd->dd, LINK_OPTIMIZATION_SETTINGS,
GENERAL_CONFIG, config_data);
if (ret != HCMD_SUCCESS)
dd_dev_err(
ppd->dd,
"%s: Failed to set enable external device config\n",
__func__);
config_data = 0; /* re-init */
/* Pass tuning method to 8051 */
read_8051_config(ppd->dd, LINK_TUNING_PARAMETERS, GENERAL_CONFIG,
&config_data);
config_data |= tuning_method;
ret = load_8051_config(ppd->dd, LINK_TUNING_PARAMETERS, GENERAL_CONFIG,
config_data);
if (ret != HCMD_SUCCESS)
dd_dev_err(ppd->dd, "%s: Failed to set tuning method\n",
__func__);
/* Set same channel loss for both TX and RX */
config_data = 0 | (total_atten << 16) | (total_atten << 24);
apply_tx_lanes(ppd, CHANNEL_LOSS_SETTINGS, config_data,
"Setting channel loss");
/* Inform 8051 of cable capabilities */
if (ppd->qsfp_info.cache_valid) {
external_device_config =
((cache[QSFP_MOD_PWR_OFFS] & 0x4) << 3) |
((cache[QSFP_MOD_PWR_OFFS] & 0x8) << 2) |
((cache[QSFP_EQ_INFO_OFFS] & 0x2) << 1) |
(cache[QSFP_EQ_INFO_OFFS] & 0x4);
ret = read_8051_config(ppd->dd, DC_HOST_COMM_SETTINGS,
GENERAL_CONFIG, &config_data);
/* Clear, then set the external device config field */
config_data &= ~(0xFF << 24);
config_data |= (external_device_config << 24);
ret = load_8051_config(ppd->dd, DC_HOST_COMM_SETTINGS,
GENERAL_CONFIG, config_data);
if (ret != HCMD_SUCCESS)
dd_dev_info(ppd->dd,
"%s: Failed set ext device config params\n",
__func__);
}
if (tx_preset_index == OPA_INVALID_INDEX) {
if (ppd->port_type == PORT_TYPE_QSFP && limiting_active)
dd_dev_info(ppd->dd, "%s: Invalid Tx preset index\n",
__func__);
return;
}
/* Following for limiting active channels only */
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_TX_PRESET_TABLE, tx_preset_index,
TX_PRESET_TABLE_PRECUR, &tx_preset, 4);
precur = tx_preset;
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_TX_PRESET_TABLE,
tx_preset_index, TX_PRESET_TABLE_ATTN, &tx_preset, 4);
attn = tx_preset;
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_TX_PRESET_TABLE,
tx_preset_index, TX_PRESET_TABLE_POSTCUR, &tx_preset, 4);
postcur = tx_preset;
config_data = precur | (attn << 8) | (postcur << 16);
apply_tx_lanes(ppd, TX_EQ_SETTINGS, config_data,
"Applying TX settings");
}
static int tune_active_qsfp(struct hfi1_pportdata *ppd, u32 *ptr_tx_preset,
u32 *ptr_rx_preset, u32 *ptr_total_atten)
{
int ret = 0;
u16 lss = ppd->link_speed_supported, lse = ppd->link_speed_enabled;
u8 *cache = ppd->qsfp_info.cache;
ppd->qsfp_info.limiting_active = 1;
ret = set_qsfp_tx(ppd, 0);
if (ret)
return ret;
ret = qual_power(ppd);
if (ret)
return ret;
ret = qual_bitrate(ppd);
if (ret)
return ret;
if (ppd->qsfp_info.reset_needed) {
reset_qsfp(ppd);
ppd->qsfp_info.reset_needed = 0;
refresh_qsfp_cache(ppd, &ppd->qsfp_info);
} else {
ppd->qsfp_info.reset_needed = 1;
}
ret = set_qsfp_high_power(ppd);
if (ret)
return ret;
if (cache[QSFP_EQ_INFO_OFFS] & 0x4) {
ret = get_platform_config_field(
ppd->dd,
PLATFORM_CONFIG_PORT_TABLE, 0,
PORT_TABLE_TX_PRESET_IDX_ACTIVE_EQ,
ptr_tx_preset, 4);
if (ret) {
*ptr_tx_preset = OPA_INVALID_INDEX;
return ret;
}
} else {
ret = get_platform_config_field(
ppd->dd,
PLATFORM_CONFIG_PORT_TABLE, 0,
PORT_TABLE_TX_PRESET_IDX_ACTIVE_NO_EQ,
ptr_tx_preset, 4);
if (ret) {
*ptr_tx_preset = OPA_INVALID_INDEX;
return ret;
}
}
ret = get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_PORT_TABLE, 0,
PORT_TABLE_RX_PRESET_IDX, ptr_rx_preset, 4);
if (ret) {
*ptr_rx_preset = OPA_INVALID_INDEX;
return ret;
}
if ((lss & OPA_LINK_SPEED_25G) && (lse & OPA_LINK_SPEED_25G))
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_PORT_TABLE, 0,
PORT_TABLE_LOCAL_ATTEN_25G, ptr_total_atten, 4);
else if ((lss & OPA_LINK_SPEED_12_5G) && (lse & OPA_LINK_SPEED_12_5G))
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_PORT_TABLE, 0,
PORT_TABLE_LOCAL_ATTEN_12G, ptr_total_atten, 4);
apply_cdr_settings(ppd, *ptr_rx_preset, *ptr_tx_preset);
apply_eq_settings(ppd, *ptr_rx_preset, *ptr_tx_preset);
apply_rx_amplitude_settings(ppd, *ptr_rx_preset, *ptr_tx_preset);
ret = set_qsfp_tx(ppd, 1);
return ret;
}
static int tune_qsfp(struct hfi1_pportdata *ppd,
u32 *ptr_tx_preset, u32 *ptr_rx_preset,
u8 *ptr_tuning_method, u32 *ptr_total_atten)
{
u32 cable_atten = 0, remote_atten = 0, platform_atten = 0;
u16 lss = ppd->link_speed_supported, lse = ppd->link_speed_enabled;
int ret = 0;
u8 *cache = ppd->qsfp_info.cache;
switch ((cache[QSFP_MOD_TECH_OFFS] & 0xF0) >> 4) {
case 0xA ... 0xB:
ret = get_platform_config_field(
ppd->dd,
PLATFORM_CONFIG_PORT_TABLE, 0,
PORT_TABLE_LOCAL_ATTEN_25G,
&platform_atten, 4);
if (ret)
return ret;
if ((lss & OPA_LINK_SPEED_25G) && (lse & OPA_LINK_SPEED_25G))
cable_atten = cache[QSFP_CU_ATTEN_12G_OFFS];
else if ((lss & OPA_LINK_SPEED_12_5G) &&
(lse & OPA_LINK_SPEED_12_5G))
cable_atten = cache[QSFP_CU_ATTEN_7G_OFFS];
/* Fallback to configured attenuation if cable memory is bad */
if (cable_atten == 0 || cable_atten > 36) {
ret = get_platform_config_field(
ppd->dd,
PLATFORM_CONFIG_SYSTEM_TABLE, 0,
SYSTEM_TABLE_QSFP_ATTENUATION_DEFAULT_25G,
&cable_atten, 4);
if (ret)
return ret;
}
ret = get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_PORT_TABLE, 0,
PORT_TABLE_REMOTE_ATTEN_25G, &remote_atten, 4);
if (ret)
return ret;
*ptr_total_atten = platform_atten + cable_atten + remote_atten;
*ptr_tuning_method = OPA_PASSIVE_TUNING;
break;
case 0x0 ... 0x9: /* fallthrough */
case 0xC: /* fallthrough */
case 0xE:
ret = tune_active_qsfp(ppd, ptr_tx_preset, ptr_rx_preset,
ptr_total_atten);
if (ret)
return ret;
*ptr_tuning_method = OPA_ACTIVE_TUNING;
break;
case 0xD: /* fallthrough */
case 0xF:
default:
dd_dev_info(ppd->dd, "%s: Unknown/unsupported cable\n",
__func__);
break;
}
return ret;
}
/*
* This function communicates its success or failure via ppd->driver_link_ready
* Thus, it depends on its association with start_link(...) which checks
* driver_link_ready before proceeding with the link negotiation and
* initialization process.
*/
void tune_serdes(struct hfi1_pportdata *ppd)
{
int ret = 0;
u32 total_atten = 0;
u32 remote_atten = 0, platform_atten = 0;
u32 rx_preset_index, tx_preset_index;
u8 tuning_method = 0, limiting_active = 0;
struct hfi1_devdata *dd = ppd->dd;
rx_preset_index = OPA_INVALID_INDEX;
tx_preset_index = OPA_INVALID_INDEX;
/* the link defaults to enabled */
ppd->link_enabled = 1;
/* the driver link ready state defaults to not ready */
ppd->driver_link_ready = 0;
ppd->offline_disabled_reason = HFI1_ODR_MASK(OPA_LINKDOWN_REASON_NONE);
/* Skip the tuning for testing (loopback != none) and simulations */
if (loopback != LOOPBACK_NONE ||
ppd->dd->icode == ICODE_FUNCTIONAL_SIMULATOR) {
ppd->driver_link_ready = 1;
return;
}
ret = get_platform_config_field(ppd->dd, PLATFORM_CONFIG_PORT_TABLE, 0,
PORT_TABLE_PORT_TYPE, &ppd->port_type,
4);
if (ret)
ppd->port_type = PORT_TYPE_UNKNOWN;
switch (ppd->port_type) {
case PORT_TYPE_DISCONNECTED:
ppd->offline_disabled_reason =
HFI1_ODR_MASK(OPA_LINKDOWN_REASON_DISCONNECTED);
dd_dev_info(dd, "%s: Port disconnected, disabling port\n",
__func__);
goto bail;
case PORT_TYPE_FIXED:
/* platform_atten, remote_atten pre-zeroed to catch error */
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_PORT_TABLE, 0,
PORT_TABLE_LOCAL_ATTEN_25G, &platform_atten, 4);
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_PORT_TABLE, 0,
PORT_TABLE_REMOTE_ATTEN_25G, &remote_atten, 4);
total_atten = platform_atten + remote_atten;
tuning_method = OPA_PASSIVE_TUNING;
break;
case PORT_TYPE_VARIABLE:
if (qsfp_mod_present(ppd)) {
/*
* platform_atten, remote_atten pre-zeroed to
* catch error
*/
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_PORT_TABLE, 0,
PORT_TABLE_LOCAL_ATTEN_25G,
&platform_atten, 4);
get_platform_config_field(
ppd->dd, PLATFORM_CONFIG_PORT_TABLE, 0,
PORT_TABLE_REMOTE_ATTEN_25G,
&remote_atten, 4);
total_atten = platform_atten + remote_atten;
tuning_method = OPA_PASSIVE_TUNING;
} else
ppd->offline_disabled_reason =
HFI1_ODR_MASK(OPA_LINKDOWN_REASON_CHASSIS_CONFIG);
break;
case PORT_TYPE_QSFP:
if (qsfp_mod_present(ppd)) {
refresh_qsfp_cache(ppd, &ppd->qsfp_info);
if (ppd->qsfp_info.cache_valid) {
ret = tune_qsfp(ppd,
&tx_preset_index,
&rx_preset_index,
&tuning_method,
&total_atten);
/*
* We may have modified the QSFP memory, so
* update the cache to reflect the changes
*/
refresh_qsfp_cache(ppd, &ppd->qsfp_info);
if (ret)
goto bail;
limiting_active =
ppd->qsfp_info.limiting_active;
} else {
dd_dev_err(dd,
"%s: Reading QSFP memory failed\n",
__func__);
goto bail;
}
} else
ppd->offline_disabled_reason =
HFI1_ODR_MASK(
OPA_LINKDOWN_REASON_LOCAL_MEDIA_NOT_INSTALLED);
break;
default:
dd_dev_info(ppd->dd, "%s: Unknown port type\n", __func__);
ppd->port_type = PORT_TYPE_UNKNOWN;
tuning_method = OPA_UNKNOWN_TUNING;
total_atten = 0;
limiting_active = 0;
tx_preset_index = OPA_INVALID_INDEX;
break;
}
if (ppd->offline_disabled_reason ==
HFI1_ODR_MASK(OPA_LINKDOWN_REASON_NONE))
apply_tunings(ppd, tx_preset_index, tuning_method,
total_atten, limiting_active);
if (!ret)
ppd->driver_link_ready = 1;
return;
bail:
ppd->driver_link_ready = 0;
}
|