diff options
| author | Michal Simek <michal.simek@xilinx.com> | 2013-08-28 05:36:31 (GMT) |
|---|---|---|
| committer | Albert ARIBAUD <albert.u.boot@aribaud.net> | 2013-09-23 14:26:32 (GMT) |
| commit | 7ba69b7dcc94879f9dfe6beb3416512114556c04 (patch) | |
| tree | 880b4abb27ccb3090e496bd0651829539ae55f57 /arch/arm/cpu/arm1136/config.mk | |
| parent | 373d79839451de08c3dce9231a133178378c4590 (diff) | |
| download | u-boot-7ba69b7dcc94879f9dfe6beb3416512114556c04.tar.xz | |
arm: zynq: Fix timer loadaddress
Reload address was written to the counter register
instead of load register.
The problem happens when timer expires but never
reload to ~0UL (it is downcount timer).
Reported-by: Stephen MacMahon <stephenm@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Diffstat (limited to 'arch/arm/cpu/arm1136/config.mk')
0 files changed, 0 insertions, 0 deletions