diff options
author | Chandan Nath <chandan.nath@ti.com> | 2012-01-09 20:38:56 (GMT) |
---|---|---|
committer | Albert ARIBAUD <albert.u.boot@aribaud.net> | 2012-01-16 07:40:11 (GMT) |
commit | fb072a3ead8cc9f4a5e236a4b424e4df16f5e5ef (patch) | |
tree | 012405e9b81d9f9a17f0cefc19a4053f439d2ca5 /arch/arm/cpu/armv7/am33xx/clock.c | |
parent | f16da7466fc46109ba8922069cef521eb068f9a2 (diff) | |
download | u-boot-fb072a3ead8cc9f4a5e236a4b424e4df16f5e5ef.tar.xz |
ARM:AM33XX: Fix ddr and timer register offset
This patch is added to update incorrect ddr and timer
register offset.
Signed-off-by: Chandan Nath <chandan.nath@ti.com>
Signed-off-by: Tom Rini <trini@ti.com>
Diffstat (limited to 'arch/arm/cpu/armv7/am33xx/clock.c')
-rw-r--r-- | arch/arm/cpu/armv7/am33xx/clock.c | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/arm/cpu/armv7/am33xx/clock.c b/arch/arm/cpu/armv7/am33xx/clock.c index 4ca6c45..7070e7d 100644 --- a/arch/arm/cpu/armv7/am33xx/clock.c +++ b/arch/arm/cpu/armv7/am33xx/clock.c @@ -101,6 +101,9 @@ static void enable_per_clocks(void) while (readl(&cmper->timer2clkctrl) != PRCM_MOD_EN) ; + /* Select the Master osc 24 MHZ as Timer2 clock source */ + writel(0x1, &cmdpll->clktimer2clk); + /* UART0 */ writel(PRCM_MOD_EN, &cmwkup->wkup_uart0ctrl); while (readl(&cmwkup->wkup_uart0ctrl) != PRCM_MOD_EN) |