summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/cpu.c
diff options
context:
space:
mode:
authorThierry Reding <treding@nvidia.com>2015-09-08 09:38:03 (GMT)
committerTom Warren <twarren@nvidia.com>2015-09-16 23:11:31 (GMT)
commitaba11d4476b56eb7712184597eb303ae544f0c69 (patch)
treee9b32cefb1b3a59f06b14fd3b522997dc3bf8ee9 /arch/arm/mach-tegra/cpu.c
parent20613c9231d53720b35ebe8ae67a9d4cf70a3620 (diff)
downloadu-boot-aba11d4476b56eb7712184597eb303ae544f0c69.tar.xz
ARM: tegra124: Clear IDDQ when enabling PLLC
Enabling a PLL while IDDQ is high. The Linux kernel checks for this condition and warns about it verbosely, so while this seems to work fine, fix it up according to the programming guidelines provided in the Tegra K1 TRM (v02p), Section 5.3.8.1 ("PLLC and PLLC4 Startup Sequence"). Reported-by: Nicolas Chauvet <kwizart@gmail.com> Signed-off-by: Thierry Reding <treding@nvidia.com> Signed-off-by: Tom Warren <twarren@nvidia.com>
Diffstat (limited to 'arch/arm/mach-tegra/cpu.c')
0 files changed, 0 insertions, 0 deletions