summaryrefslogtreecommitdiff
path: root/arch/x86/dts
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2016-01-17 23:11:35 (GMT)
committerBin Meng <bmeng.cn@gmail.com>2016-01-24 04:09:39 (GMT)
commitd46f2a68e64b14a54a120a4bab0781f8e11f07dd (patch)
treeab7132c53631792adbf8481bd3613f82a3331bb7 /arch/x86/dts
parente3b5f04143a859092d4e09f61e526790836714f2 (diff)
downloadu-boot-d46f2a68e64b14a54a120a4bab0781f8e11f07dd.tar.xz
x86: ivybridge: Do the SATA init before relocation
The SATA device needs to set itself up so that it appears correctly on the PCI bus. The easiest way to do this is to set it up to probe before relocation. This can do the early setup. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Diffstat (limited to 'arch/x86/dts')
-rw-r--r--arch/x86/dts/chromebook_link.dts16
1 files changed, 9 insertions, 7 deletions
diff --git a/arch/x86/dts/chromebook_link.dts b/arch/x86/dts/chromebook_link.dts
index 3ed6662..022b04c 100644
--- a/arch/x86/dts/chromebook_link.dts
+++ b/arch/x86/dts/chromebook_link.dts
@@ -207,13 +207,6 @@
u-boot,dm-pre-reloc;
};
- sata {
- compatible = "intel,pantherpoint-ahci";
- intel,sata-mode = "ahci";
- intel,sata-port-map = <1>;
- intel,sata-port0-gen3-tx = <0x00880a7f>;
- };
-
gma {
compatible = "intel,gma";
intel,dp_hotplug = <0 0 0x06>;
@@ -281,6 +274,15 @@
};
};
};
+
+ sata@1f,2 {
+ compatible = "intel,pantherpoint-ahci";
+ reg = <0x0000fa00 0 0 0 0>;
+ u-boot,dm-pre-reloc;
+ intel,sata-mode = "ahci";
+ intel,sata-port-map = <1>;
+ intel,sata-port0-gen3-tx = <0x00880a7f>;
+ };
};
tpm {