summaryrefslogtreecommitdiff
path: root/arch
diff options
context:
space:
mode:
authorTimur Tabi <timur@freescale.com>2012-05-18 09:09:09 (GMT)
committerAndy Fleming <afleming@freescale.com>2012-08-08 22:13:37 (GMT)
commit7a946961c7ed99cb171686e42a35ca6e16b7d570 (patch)
treed2c4e7d40cc8799a68b336abe32b7f8359e914f2 /arch
parentaf2536088e2feae2cf1274f48376e3310e0f709e (diff)
downloadu-boot-7a946961c7ed99cb171686e42a35ca6e16b7d570.tar.xz
powerpc/p1022ds: fix DIU/LBC switching with NAND enabled
In order for indirect mode on the PIXIS to work properly, both chip selects need to be set to GPCM mode, otherwise writes to the chip select base addresses will not actually post to the local bus -- they'll go to the NAND controller instead. Therefore, we need to set BR0 and BR1 to GPCM mode before switching to indirect mode. Signed-off-by: Timur Tabi <timur@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>
Diffstat (limited to 'arch')
0 files changed, 0 insertions, 0 deletions